### TYPES SN54LS384, SN74LS384 8-BIT BY 1-BIT TWO'S-COMPLEMENT MULTIPLIERS

D2419, JANUARY 1981 - REVISED DECEMBER 1983

10 □ K

9 ☐ MODE

- Two's-Complement Multiplication
- Magnitude Only Multiplication
- Cascadable for Any Number of Bits
- 8-Bit Parallel Multiplicand Data Input
- Serial Multiplier Data Input
- Serial Data Output for Multiplication Product
- 40 MHz Typical Maximum Clock Frequency

#### description

The 'LS384 is an 8-bit by 1-bit sequential logic element that performs digital multiplication of two numbers represented in two's-complement form to produce a two's-complement product without external correction by using Booth's algorithm internally. The device accepts an 8-bit multiplicand (X input) and stores this data in eight internal latches. These X latches are controlled via the clear input. When the clear input is low, all internal flip-flops are cleared and the X latches are opened to accept new multiplicand data. When the clear input is high, the latches are closed and are insensitive to X input changes.

The multiplier word data is passed by the Y input in a serial bit stream, least significant bit first. The product is clocked out the PROD output, least significant bit first.

SN54LS384 . . . J PACKAGE
SN74LS384 . . . J OR N PACKAGE
(TOP VIEW)

CLR 1 16 VCC

X3 2 15 Y

X2 3 14 X4


X1 4 13 X5

X0 5 12 X6
PROD 6 11 X7

SN54LS384 ... FK PACKAGE SN74LS384 ... FN PACKAGE (TOP VIEW)

CLK 7

GND □8



NC - No internal connection

The multiplication of an m-bit multiplicand by an n-bit multiplier results in an (m + n)-bit product. The 'LS384 must be clocked for m + n clock cycles to produce this two's complement product. The n-bit multiplier (Y-input) sign bit data must be extended for the remaining m bits to complete the multiplication cycle.

The device also contains a K input so that devices can be cascaded for longer length X words. The PROD output of one device is connected to the K input of the succeeding device when cascading. The mode input is used to indicate which device contains the most significant bit. The mode input is wired high or low depending on the position of the 8-bit slice in the total X word length. The device with the most significant bit is wired low and all lower order bit packages are wired high.

The SN54LS384 will be characterized for operation over the full military temperature range from -55°C to 125°C. The SN74LS384 will be characterized for operation from 0°C to 70°C.


## TYPES SN54LS384, SN74LS384 8-BIT BY 1-BIT TWO'S-COMPLEMENT MULTIPLIERS


#### **FUNCTION TABLE**

	INPU	TS		INTERNAL	OUTPUT	FUNCTION			
CLR	CLK	Xi	Υ	Y_1	PROD	FUNCTION			
L	×	Data	Х	Ļ	L	Load new multiplicand and clear internal sum and carry registers			
Н	t	×	L	L	Output	Shift sum register			
Н	Ť	Х	L	Н	per	Add multiplicand to sum register and shift			
Н	1	×	Н	L	Booth's	Subtract multiplicand from sum register and shift			
Н	1	X	н	Н	algorithm	Shift sum register			

H = high-level, L = low-level, X = irrevelant, 1 = low-to-high-level transition


### schematics of inputs and outputs





logic diagram (positive logic)

Pin numbers shown on logic notation are for J or N packages.



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		
Input voltage (see Note 2)	· · · · · · · · · · · ·	5.5 \
Operating free-air temperature range	: SN54LS384	
•	SN74L\$384	
Storage temperature range		

NOTES: 1. Voltage values are with respect to network ground terminal.

2. Input voltages must be zero or positive with respect to network ground terminal.



# TYPES SN54LS384, SN74LS384 8-BIT BY 1-BIT TWO'S-COMPLEMENT MULTIPLIERS

### recommended operating conditions

		S	SN54LS384			SN74LS384		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>			5	5.5	4.75	5	5.25	V
High-level output current, IOH				-400			-400	μА
Low-level output current, IOL			4			8	mA	
Clock frequency, fclock	. 0	_	25	0		25	MHz	
	Y before Clock 1	45			38			
Setup time, t <sub>SU</sub>	K before Clock 1	30			24			ns
	X before Clear †	23			19			
Clear inactive-state set up time before Clo	30		•	20				
	Y after Clock ↑	0			0			ns
Hold time, th	K after Clock ↑	0			0			
	X after Clear †	2			2			
	Clock high	20			20			
Pulse width, t <sub>W</sub>	Clock low	. 20			20		-	ns
	Clear low	38			33			
Operating free-air temperature, TA		-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS <sup>†</sup>			SN54LS384			SN74LS384			UNIT
						MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
V <sub>1H</sub> High-level input voltage				-	2			2			٧	
VIL Low-level input voltage								0.7			0.8	>
Vik	Input clamp volta	age	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA			•	-1.5			-1.5	V
νон	High-level output	voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,		μA	2.5	3.4		2.7	3.4		V
\/ -			V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	
VOL	Low-level output	ow-level output voltage			IOL = 8 mA	****				0.35	0.5	V
, l <sub>I</sub>	Input current at r input voltage	naximum	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V				1			1	mA
	High-level input current	X, Mode	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.7 V			-	20	-		20	
1		K, Clear						30			30	0
1111		Clock						40			40	μΑ
		Υ			· · · · · · · · · · · · · · · · · · ·			80			80	
	Low-level	X, Mode	V <sub>CC</sub> = MAX,		•   			-0.48			-0.48	
1		K, Clear						-1.2			-1.2	A
11L		Clock						-1.6_			-1.6	mΑ
		Υ						-3.2			-3.2	
los	Short-circuit output current §		V <sub>CC</sub> = MAX			20		-100	-20		_100	mΑ
Icc	Supply current		V <sub>CC</sub> = MAX,	See Note 3			91	155		91	155	mΑ

For conditions shown at MIN or MAX, use the appropriate value specified under recommended operating conditions.

# switching characteristics, V<sub>CC</sub> = 5 V, $T_A$ = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>	Maximum clock frequency		25	40		MHz
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output from clock	C <sub>L</sub> = 15 pF,	-	15	23	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output from clock	$R_L = 2 k\Omega$ ,		15	23	ns
tPHL.	Propagation delay time, high-to-low-level output from clear	See Note 4		17	25	ns

NOTE 4: See General Information Section for load circuits and voltage waveforms.



 $<sup>^{\</sup>ddagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25^{\circ}$  C.

<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 3: I<sub>CC</sub> is measured with the clear input grounded and all other inputs and outputs open.

#### TYPICAL APPLICATION DATA




FIGURE 1-BASIC 24-BIT SERIAL/PARALLEL CONNECTION






FIGURE 2–8-BIT BY 8-BIT MULTIPLIER, BUS ORGANIZED,
WITH 8-BIT TRUNCATED PRODUCT

