



## 8085A/8085A-2

### SINGLE CHIP 8-BIT N-CANNEL MICROPROCESSORS

- Single +5V Power Supply
- 100% Software Compatible with 8080A
- 1.3  $\mu$ s Instruction Cycle (8085A); 0.8  $\mu$ s (8085A-2)
- On-Chip Clock Generator (with External Crystal, LC or RC Network)
- On-Chip System Controller; Advanced Cycle Status Information Available for Large System Control
- Four Vectored Interrupt Inputs (One is non-Maskable) Plus an 8080A-compatible interrupt
- Serial In/Serial Out Port
- Decimal, Binary and Double Precision Arithmetic
- Direct Addressing Capability to 64k Bytes of Memory

The Intel® 8085A is a complete 8 bit parallel Central Processing Unit (CPU). Its instruction set is 100% software compatible with the 8080A microprocessor, and it is designed to improve the present 8080A's performance by higher system speed. Its high level of system integration allows a minimum system of three IC's [8085A (CPU), 8156 (RAM/IO) and 8355/8755A (ROM/PROM/IO)] while maintaining total system expandability. The 8085A-2 is a faster version of the 8085A.

The 8085A incorporates all of the features that the 8224 (clock generator) and 8228 (system controller) provided for the 8080A, thereby offering a high level of system integration.

The 8085A uses a multiplexed data bus. The address is split between the 8 bit address bus and the 8 bit data bus. The on-chip address latches of 8155/8156/8355/8755A memory products allow a direct interface with the 8085A.




Figure 1. 8085A CPU Functional Block Diagram




Figure 2. 8085A Pinout Diagram

## 8085A FUNCTIONAL PIN DEFINITION

The following describes the function of each pin:

<u>Symbol</u>	<u>Function</u>																																								
<b>A<sub>8</sub>–A<sub>15</sub></b> <b>(Output, 3-state)</b>	Address Bus: The most significant 8 bits of the memory address or the 8 bits of the I/O address, 3-stated during Hold and Halt modes and during RESET.																																								
<b>AD<sub>0</sub>–7</b> <b>(Input/Output, 3-state)</b>	Multiplexed Address/Data Bus: Lower 8 bits of the memory address (or I/O address) appear on the bus during the first clock cycle (T state) of a machine cycle. It then becomes the data bus during the second and third clock cycles.																																								
<b>ALE</b> <b>(Output)</b>	Address Latch Enable: It occurs during the first clock state of a machine cycle and enables the address to get latched into the on-chip latch of peripherals. The falling edge of ALE is set to guarantee setup and hold times for the address information. The falling edge of ALE can also be used to strobe the status information. ALE is never 3-stated.																																								
<b>S<sub>0</sub>, S<sub>1</sub>, and IO/<math>\overline{\text{M}}</math></b> <b>(Output)</b>	Machine cycle status: <table><tr><th><u>IO/<math>\overline{\text{M}}</math></u></th><th><u>S<sub>1</sub></u></th><th><u>S<sub>0</sub></u></th><th><u>Status</u></th></tr><tr><td>0</td><td>0</td><td>1</td><td>Memory write</td></tr><tr><td>0</td><td>1</td><td>0</td><td>Memory read</td></tr><tr><td>1</td><td>0</td><td>1</td><td>I/O write</td></tr><tr><td>1</td><td>1</td><td>0</td><td>I/O read</td></tr><tr><td>0</td><td>1</td><td>1</td><td>Opcode fetch</td></tr><tr><td>1</td><td>1</td><td>1</td><td>Interrupt Acknowledge</td></tr><tr><td>*</td><td>0</td><td>0</td><td>Halt</td></tr><tr><td>*</td><td>X</td><td>X</td><td>Hold</td></tr><tr><td>*</td><td>X</td><td>X</td><td>Reset</td></tr></table> <p>* = 3-state (high impedance) X = unspecified</p>	<u>IO/<math>\overline{\text{M}}</math></u>	<u>S<sub>1</sub></u>	<u>S<sub>0</sub></u>	<u>Status</u>	0	0	1	Memory write	0	1	0	Memory read	1	0	1	I/O write	1	1	0	I/O read	0	1	1	Opcode fetch	1	1	1	Interrupt Acknowledge	*	0	0	Halt	*	X	X	Hold	*	X	X	Reset
<u>IO/<math>\overline{\text{M}}</math></u>	<u>S<sub>1</sub></u>	<u>S<sub>0</sub></u>	<u>Status</u>																																						
0	0	1	Memory write																																						
0	1	0	Memory read																																						
1	0	1	I/O write																																						
1	1	0	I/O read																																						
0	1	1	Opcode fetch																																						
1	1	1	Interrupt Acknowledge																																						
*	0	0	Halt																																						
*	X	X	Hold																																						
*	X	X	Reset																																						

### Symbol

### Function

S<sub>1</sub> can be used as an advanced R/W status. IO/M, S<sub>0</sub> and S<sub>1</sub> become valid at the beginning of a machine cycle and remain stable throughout the cycle. The falling edge of ALE may be used to latch the state of these lines.

**RD**  
**(Output, 3-state)**

READ control: A low level on  $\overline{RD}$  indicates the selected memory or I/O device is to be read and that the Data Bus is available for the data transfer, 3-stated during Hold and Halt modes and during RESET.

**WR**  
**(Output, 3-state)**

WRITE control: A low level on  $\overline{WR}$  indicates the data on the Data Bus is to be written into the selected memory or I/O location. Data is set up at the trailing edge of  $\overline{WR}$ . 3-stated during Hold and Halt modes and during RESET.

**READY**  
**(Input)**

If READY is high during a read or write cycle, it indicates that the memory or peripheral is ready to send or receive data. If READY is low, the cpu will wait an integral number of clock cycles for READY to go high before completing the read or write cycle.

**HOLD**  
**(Input)**

HOLD indicates that another master is requesting the use of the address and data buses. The cpu, upon receiving the hold request, will relinquish the use of the bus as soon as the completion of the current bus transfer. Internal processing can continue. The processor can regain the bus only after the HOLD is removed. When the HOLD is acknowledged, the Address, Data,  $\overline{RD}$ ,  $\overline{WR}$ , and IO/M lines are 3-stated.

**HLDA**  
**(Output)**

HOLD ACKNOWLEDGE: Indicates that the cpu has received the HOLD request and that it will relinquish the bus in the next clock cycle. HLDA goes low after the Hold request is removed. The cpu takes the bus one half clock cycle after HLDA goes low.

**INTR**  
**(Input)**

INTERRUPT REQUEST: is used as a general purpose interrupt. It is sampled only during the next to the last clock cycle of an instruction and during Hold and Halt states. If it is active, the Program Counter (PC) will be inhibited from incrementing and an  $\overline{INTA}$  will be issued. During this cycle a RESTART or CALL instruction can be inserted to jump to the interrupt service routine. The INTR is enabled and disabled by software. It is disabled by Reset and immediately after an interrupt is accepted.

**8085A FUNCTIONAL PIN DESCRIPTION (Continued)**

<u>Symbol</u>	<u>Function</u>	<u>Symbol</u>	<u>Function</u>
<b>INTA</b> (Output)	INTERRUPT ACKNOWLEDGE: Is used instead of (and has the same timing as) $\overline{RD}$ during the Instruction cycle after an INTR is accepted. It can be used to activate the 8259 Interrupt chip or some other interrupt port.		Schmitt-triggered input, allowing connection to an R-C network for power-on RESET delay. The cpu is held in the reset condition as long as $\overline{RESET\ IN}$ is applied.
<b>RST 5.5</b> <b>RST 6.5</b> <b>RST 7.5</b> (Inputs)	RESTART INTERRUPTS: These three inputs have the same timing as INTR except they cause an internal RESTART to be automatically inserted.  The priority of these interrupts is ordered as shown in Table 1. These interrupts have a higher priority than INTR. In addition, they may be individually masked out using the SIM instruction.	<b>RESET OUT</b> (Output)	Indicates cpu is being reset. Can be used as a system reset. The signal is synchronized to the processor clock and lasts an integral number of clock periods.
<b>TRAP</b> (Input)	Trap interrupt is a nonmaskable RESTART interrupt. It is recognized at the same time as INTR or RST 5.5-7.5. It is unaffected by any mask or Interrupt Enable. It has the highest priority of any interrupt. (See Table 1.)	<b>X<sub>1</sub>, X<sub>2</sub></b> (Input)	X <sub>1</sub> and X <sub>2</sub> are connected to a crystal, LC, or RC network to drive the internal clock generator. X <sub>1</sub> can also be an external clock input from a logic gate. The input frequency is divided by 2 to give the processor's internal operating frequency.
<b>RESET IN</b> (Input)	Sets the Program Counter to zero and resets the Interrupt Enable and HLDA flip-flops. The data and address buses and the control lines are 3-stated during RESET and because of the asynchronous nature of RESET, the processor's internal registers and flags may be altered by RESET with unpredictable results. $\overline{RESET\ IN}$ is a	<b>CLK</b> (Output)	Clock Output for use as a system clock. The period of CLK is twice the X <sub>1</sub> , X <sub>2</sub> input period.
		<b>SID</b> (Input)	Serial input data line. The data on this line is loaded into accumulator bit 7 whenever a RIM instruction is executed.
		<b>SOD</b> (Output)	Serial output data line. The output SOD is set or reset as specified by the SIM instruction.
		<b>V<sub>CC</sub></b>	+5 volt supply.
		<b>V<sub>SS</sub></b>	Ground Reference.

**TABLE 1. INTERRUPT PRIORITY, RESTART ADDRESS, AND SENSITIVITY**

<b>Name</b>	<b>Priority</b>	<b>Address Branched To (1) When Interrupt Occurs</b>	<b>Type Trigger</b>
TRAP	1	24H	Rising edge AND high level until sampled.
RST 7.5	2	3CH	Rising edge (latched).
RST 6.5	3	34H	High level until sampled.
RST 5.5	4	2CH	High level until sampled.
INTR	5	See Note (2).	High level until sampled.

**NOTES:**

- (1) The processor pushes the PC on the stack before branching to the indicated address.
- (2) The address branched to depends on the instruction provided to the cpu when the interrupt is acknowledged.

## FUNCTIONAL DESCRIPTION

The 8085A is a complete 8-bit parallel central processor. It is designed with N-channel depletion loads and requires a single +5 volt supply. Its basic clock speed is 3 MHz (8085A) or 5 MHz (8085A-2), thus improving on the present 8080A's performance with higher system speed. Also it is designed to fit into a minimum system of three IC's: The cpu (8085A), a RAM/IO (8156), and a ROM or EPROM/IO chip (8355 or 8755A).

The 8085A has twelve addressable 8-bit registers. Four of them can function only as two 16-bit register pairs. Six others can be used interchangeably as 8-bit registers or as 16-bit register pairs. The 8085A register set is as follows:

Mnemonic	Register	Contents
ACC or A	Accumulator	8 bits
PC	Program Counter	16-bit address
BC,DE,HL	General-Purpose Registers; data pointer (HL)	8 bits x 6 or 16 bits x 3
SP	Stack Pointer	16-bit address
Flags or F	Flag Register	5 flags (8-bit space)

The 8085A uses a multiplexed Data Bus. The address is split between the higher 8-bit Address Bus and the lower 8-bit Address/Data Bus. During the first T state (clock cycle) of a machine cycle the low order address is sent out on the Address/Data bus. These lower 8 bits may be latched externally by the Address Latch Enable signal (ALE). During the rest of the machine cycle the data bus is used for memory or I/O data.

The 8085A provides  $\overline{RD}$ ,  $\overline{WR}$ ,  $S_0$ ,  $S_1$ , and  $IO/\overline{M}$  signals for bus control. An Interrupt Acknowledge signal ( $\overline{INTA}$ ) is also provided. HOLD and all Interrupts are synchronized with the processor's internal clock. The 8085A also provides Serial Input Data (SID) and Serial Output Data (SOD) lines for simple serial interface.

In addition to these features, the 8085A has three maskable, vector interrupt pins and one nonmaskable TRAP interrupt.

## INTERRUPT AND SERIAL I/O

The 8085A has 5 interrupt inputs: INTR, RST 5.5, RST 6.5, RST 7.5, and TRAP. INTR is identical in function to the 8080A INT. Each of the three RESTART inputs, 5.5, 6.5, and 7.5, has a programmable mask. TRAP is also a RESTART interrupt but it is nonmaskable.

The three maskable interrupts cause the internal execution of RESTART (saving the program counter in the stack and branching to the RESTART address) if the interrupts are enabled and if the interrupt mask is not set. The non-maskable TRAP causes the internal execution of a RESTART vector independent of the state of the interrupt enable or masks. (See Table 1.)

There are two different types of inputs in the restart interrupts. RST 5.5 and RST 6.5 are *high level-sensitive* like INTR (and INT on the 8080) and are recognized with the same timing as INTR. RST 7.5 is *rising edge-sensitive*.

For RST 7.5, only a pulse is required to set an internal flip-flop which generates the internal interrupt request. (See Section 5.2.7.) The RST 7.5 request flip-flop remains

set until the request is serviced. Then it is reset automatically. This flip-flop may also be reset by using the SIM instruction or by issuing a  $\overline{RESET IN}$  to the 8085A. The RST 7.5 internal flip-flop will be set by a pulse on the RST 7.5 pin even when the RST 7.5 interrupt is masked out.

The status of the three RST interrupt masks can only be affected by the SIM instruction and  $\overline{RESET IN}$ . (See SIM, Chapter 5.)

The interrupts are arranged in a fixed priority that determines which interrupt is to be recognized if more than one is pending as follows: TRAP — highest priority, RST 7.5, RST 6.5, RST 5.5, INTR — lowest priority. This priority scheme does not take into account the priority of a routine that was started by a higher priority interrupt. RST 5.5 can interrupt an RST 7.5 routine if the interrupts are re-enabled before the end of the RST 7.5 routine.

The TRAP interrupt is useful for catastrophic events such as power failure or bus error. The TRAP input is recognized just as any other interrupt but has the highest priority. It is not affected by any flag or mask. The TRAP input is both *edge and level sensitive*. The TRAP input must go high and remain high until it is acknowledged. It will not be recognized again until it goes low, then high again. This avoids any false triggering due to noise or logic glitches. Figure 3 illustrates the TRAP interrupt request circuitry within the 8085A. Note that the servicing of any interrupt (TRAP, RST 7.5, RST 6.5, RST 5.5, INTR) disables all future interrupts (except TRAPs) until an EI instruction is executed.




Figure 3. TRAP and  $\overline{RESET IN}$  Circuit

The TRAP interrupt is special in that it disables interrupts, but preserves the previous interrupt enable status. Performing the first RIM instruction following a TRAP interrupt allows you to determine whether interrupts were enabled or disabled prior to the TRAP. All subsequent RIM instructions provide current interrupt enable status. Performing a RIM instruction following INTR, or RST 5.5–7.5 will provide current Interrupt Enable status, revealing that Interrupts are disabled. See the description of the RIM instruction in Chapter 5.

The serial I/O system is also controlled by the RIM and SIM instructions. SID is read by RIM, and SIM sets the SOD data.

## DRIVING THE X<sub>1</sub> AND X<sub>2</sub> INPUTS

You may drive the clock inputs of the 8085A or 8085A-2 with a crystal, an LC tuned circuit, an RC network, or an external clock source. The driving frequency must be at least 1 MHz, and must be twice the desired internal clock frequency; hence, the 8085A is operated with a 6 MHz crystal (for 3 MHz clock), and the 8085A-2 can be operated with a 10 MHz crystal (for 5 MHz clock). If a crystal is used, it must have the following characteristics:

Parallel resonance at twice the clock frequency desired

$C_L$  (load capacitance)  $\leq 30$  pF

$C_s$  (shunt capacitance)  $\leq 7$  pF


$R_s$  (equivalent shunt resistance)  $\leq 75$  Ohms

Drive level: 10 mW


Frequency tolerance:  $\pm 0.005\%$  (suggested)

Note the use of the 20 pF capacitor between X<sub>2</sub> and ground. This capacitor is required with crystal frequencies below 4 MHz to assure oscillator startup at the correct frequency. A parallel-resonant LC circuit may be used as the frequency-determining network for the 8085A, providing that its frequency tolerance of approximately  $\pm 10\%$  is acceptable. The components are chosen from the formula:


$$f = \frac{1}{2\pi\sqrt{L(C_{\text{ext}} + C_{\text{int}})}}$$



**A. Quartz Crystal Clock Driver**



**B. LC Tuned Circuit Clock Driver**




**C. RC Circuit Clock Driver**

To minimize variations in frequency, it is recommended that you choose a value for  $C_{\text{ext}}$  that is at least twice that of  $C_{\text{int}}$ , or 30 pF. The use of an LC circuit is not recommended for frequencies higher than approximately 5 MHz.


An RC circuit may be used as the frequency-determining network for the 8085A if maintaining a precise clock frequency is of no importance. Variations in the on-chip timing generation can cause a wide variation in frequency when using the RC mode. Its advantage is its low component cost. The driving frequency generated by the circuit shown is approximately 3 MHz. It is not recommended that frequencies greatly higher or lower than this be attempted.

Figure 4 shows the recommended clock driver circuits. Note in D and E that pullup resistors are required to assure that the high level voltage of the input is at least 4 V.

For driving frequencies up to and including 6 MHz you may supply the driving signal to X<sub>1</sub> and leave X<sub>2</sub> open-circuited (Figure 4D). If the driving frequency is from 6 MHz to 10 MHz, stability of the clock generator will be improved by driving both X<sub>1</sub> and X<sub>2</sub> with a push-pull source (Figure 4E). To prevent self-oscillation of the 8085A, be sure that X<sub>2</sub> is not coupled back to X<sub>1</sub> through the driving circuit.



**D. 1-6 MHz Input Frequency External Clock Driver Circuit**




**E. 1-10 MHz Input Frequency External Clock Driver Circuit**


**Figure 4. Clock Driver Circuits**



## 8085A/8085A-2



**Figure 7. MCS-85™ Minimum System (Memory Mapped I/O)**



**Figure 8. MCS-85™ System (Using Standard Memories)**

## BASIC SYSTEM TIMING

The 8085A has a multiplexed Data Bus. ALE is used as a strobe to sample the lower 8-bits of address on the Data Bus. Figure 9 shows an instruction fetch, memory read and I/O write cycle (as would occur during processing of the OUT instruction). Note that during the I/O write and read cycle that the I/O port address is copied on both the upper and lower half of the address.

There are seven possible types of machine cycles. Which of these seven takes place is defined by the status of the three status lines ( $\overline{IO/\overline{M}}$ ,  $S_1$ ,  $S_0$ ) and the three control signals ( $\overline{RD}$ ,  $\overline{WR}$ , and  $\overline{INTA}$ ). (See Table 2.) The status lines can be used as advanced controls (for device selection, for example), since they become active at the  $T_1$  state, at the outset of each machine cycle. Control lines  $\overline{RD}$  and  $\overline{WR}$  become active later, at the time when the transfer of data is to take place, so are used as command lines.

A machine cycle normally consists of three T states, with the exception of OP CODE FETCH, which normally has either four or six T states (unless WAIT or HOLD states are forced by the receipt of  $\overline{READY}$  or  $\overline{HOLD}$  inputs). Any T state must be one of ten possible states, shown in Table 3.

TABLE 2. 8085A MACHINE CYCLE CHART

MACHINE CYCLE	STATUS			CONTROL		
	$\overline{IO/\overline{M}}$	$S_1$	$S_0$	$\overline{RD}$	$\overline{WR}$	$\overline{INTA}$
OPCODE FETCH (OF)	0	1	1	0	1	1
MEMORY READ (MR)	0	1	0	0	1	1
MEMORY WRITE (MW)	0	0	1	1	0	1
I/O READ (IOR)	1	1	0	0	1	1
I/O WRITE (IOW)	1	0	1	1	0	1
ACKNOWLEDGE OF INTR (INA)	1	1	1	1	1	0
BUS IDLE (BI): DAD	0	1	0	1	1	1
ACK. OF RST, TRAP	1	1	1	1	1	1
HALT	TS	0	0	TS	TS	1

TABLE 3. 8085A MACHINE STATE CHART

Machine State	Status & Buses				Control		
	$S_1, S_0$	$\overline{IO/\overline{M}}$	$A_8-A_{15}$	$AD_0-AD_7$	$\overline{RD}, \overline{WR}$	$\overline{INTA}$	ALE
$T_1$	X	X	X	X	1	1	1*
$T_2$	X	X	X	X	X	X	0
$T_{WAIT}$	X	X	X	X	X	X	0
$T_3$	X	X	X	X	X	X	0
$T_4$	1	0†	X	TS	1	1	0
$T_5$	1	0†	X	TS	1	1	0
$T_6$	1	0†	X	TS	1	1	0
$T_{RESET}$	X	TS	TS	TS	TS	1	0
$T_{HALT}$	0	TS	TS	TS	TS	1	0
$T_{HOLD}$	X	TS	TS	TS	TS	1	0

0 = Logic "0"  
1 = Logic "1"  
TS = High Impedance  
X = Unspecified

\* ALE not generated during 2nd and 3rd machine cycles of DAD instruction.  
†  $\overline{IO/\overline{M}} = 1$  during  $T_4-T_6$  of INA machine cycle.




Figure 9. 8085A Basic System Timing



TABLE 4. ABSOLUTE MAXIMUM RATINGS\*

Ambient Temperature Under Bias. . . . .	0°C to 70°C
Storage Temperature . . . . .	-65°C to +150°C
Voltage on Any Pin	
With Respect to Ground. . . . .	-0.5V to +7V
Power Dissipation . . . . .	1.5 Watt

## \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TABLE 5. D.C. CHARACTERISTICS

( $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ;  $V_{CC} = 5\text{V} \pm 5\%$ ;  $V_{SS} = 0\text{V}$ ; unless otherwise specified)

Symbol	Parameter	Min.	Max.	Units	Test Conditions
$V_{IL}$	Input Low Voltage	-0.5	+0.8	V	
$V_{IH}$	Input High Voltage	2.0	$V_{CC} + 0.5$	V	
$V_{OL}$	Output Low Voltage		0.45	V	$I_{OL} = 2\text{mA}$
$V_{OH}$	Output High Voltage	2.4		V	$I_{OH} = -400\mu\text{A}$
$I_{CC}$	Power Supply Current		170	mA	
$I_{IL}$	Input Leakage		$\pm 10$	$\mu\text{A}$	$V_{in} = V_{CC}$
$I_{LO}$	Output Leakage		$\pm 10$	$\mu\text{A}$	$0.45\text{V} \leq V_{out} \leq V_{CC}$
$V_{ILR}$	Input Low Level, RESET	-0.5	+0.8	V	
$V_{IHR}$	Input High Level, RESET	2.4	$V_{CC} + 0.5$	V	
$V_{HY}$	Hysteresis, RESET	0.25		V	

**TABLE 6. A.C. CHARACTERISTICS**  
 $T_A = 0^\circ\text{C to } 70^\circ\text{C}; V_{CC} = 5V \pm 5\%; V_{SS} = 0V$

Symbol	Parameter	8085A <sup>[2]</sup>		8085A-2 <sup>[2]</sup> (Preliminary)		Units
		Min.	Max.	Min.	Max.	
$t_{CYC}$	CLK Cycle Period	320	2000	200	2000	ns
$t_1$	CLK Low Time (Standard CLK Loading)	80		40		ns
$t_2$	CLK High Time (Standard CLK Loading)	120		70		ns
$t_r, t_f$	CLK Rise and Fall Time		30		30	ns
$t_{XKR}$	$X_1$ Rising to CLK Rising	30	120	30	100	ns
$t_{XKF}$	$X_1$ Rising to CLK Falling	30	150	30	110	ns
$t_{AC}$	$A_{8-15}$ Valid to Leading Edge of Control <sup>[1]</sup>	270		115		ns
$t_{ACL}$	$A_{0-7}$ Valid to Leading Edge of Control	240		115		ns
$t_{AD}$	$A_{0-15}$ Valid to Valid Data In		575		350	ns
$t_{AFR}$	Address Float After Leading Edge of READ ( $\overline{INTA}$ )		0		0	ns
$t_{AL}$	$A_{8-15}$ Valid Before Trailing Edge of ALE <sup>[1]</sup>	115		50		ns
$t_{ALL}$	$A_{0-7}$ Valid Before Trailing Edge of ALE	90		50		ns
$t_{ARY}$	READY Valid from Address Valid		220		100	ns
$t_{CA}$	Address ( $A_{8-15}$ ) Valid After Control	120		60		ns
$t_{CC}$	Width of Control Low ( $\overline{RD}$ , $\overline{WR}$ , $\overline{INTA}$ ) Edge of ALE	400		230		ns
$t_{CL}$	Trailing Edge of Control to Leading Edge of ALE	50		25		ns
$t_{DW}$	Data Valid to Trailing Edge of $\overline{WRITE}$	420		230		ns
$t_{HABE}$	HLDA to Bus Enable		210		150	ns
$t_{HABF}$	Bus Float After HLDA		210		150	ns
$t_{HACK}$	HLDA Valid to Trailing Edge of CLK	110		40		ns
$t_{HDH}$	HOLD Hold Time	0		0		ns
$t_{HDS}$	HOLD Setup Time to Trailing Edge of CLK	170		120		ns
$t_{INH}$	INTR Hold Time	0		0		ns
$t_{INS}$	INTR, RST, and TRAP Setup Time to Falling Edge of CLK	160		150		ns
$t_{LA}$	Address Hold Time After ALE	100		50		ns
$t_{LC}$	Trailing Edge of ALE to Leading Edge of Control	130		60		ns
$t_{LCK}$	ALE Low During CLK High	100		50		ns
$t_{LDR}$	ALE to Valid Data During Read		460		270	ns
$t_{LDW}$	ALE to Valid Data During Write		200		120	ns
$t_{LL}$	ALE Width	140		80		ns
$t_{LRY}$	ALE to READY Stable		110		30	ns

# 8085A/8085A-2


Table 6. A.C. Characteristics (Cont.)

Symbol	Parameter	8085A <sup>[2]</sup>		8085A-2 <sup>[2]</sup> (Preliminary)		Units
		Min.	Max.	Min.	Max.	
t <sub>RAE</sub>	Trailing Edge of $\overline{\text{READ}}$ to Re-Enabling of Address	150		90		ns
t <sub>RD</sub>	$\overline{\text{READ}}$ (or $\overline{\text{INTA}}$ ) to Valid Data		300		150	ns
t <sub>RV</sub>	Control Trailing Edge to Leading Edge of Next Control	400		220		ns
t <sub>RDH</sub>	Data Hold Time After $\overline{\text{READ}}$ $\overline{\text{INTA}}$ <sup>[7]</sup>	0		0		ns
t <sub>RYH</sub>	READY Hold Time	0		0		ns
t <sub>RYS</sub>	READY Setup Time to Leading Edge of CLK	110		100		ns
t <sub>WD</sub>	Data Valid After Trailing Edge of $\overline{\text{WRITE}}$	100		60		ns
t <sub>WDL</sub>	LEADING Edge of $\overline{\text{WRITE}}$ to Data Valid		40		20	ns

Notes:

- A<sub>8</sub>-A<sub>15</sub> address Specs apply to  $\text{IO}/\overline{\text{M}}$ , S<sub>0</sub>, and S<sub>1</sub> except A<sub>8</sub>-A<sub>15</sub> are undefined during T<sub>4</sub>-T<sub>6</sub> of OF cycle whereas  $\text{IO}/\overline{\text{M}}$ , S<sub>0</sub>, and S<sub>1</sub> are stable.
- Test conditions: t<sub>CYC</sub> = 320 ns (8085A)/200 ns (8085A-2); C<sub>L</sub> = 150 pF.
- For all output timing where C<sub>L</sub> = 150 pF use the following correction factors:  
25 pF ≤ C<sub>L</sub> < 150 pF: -0.10 ns/pF  
150 pF < C<sub>L</sub> ≤ 300 pF: +0.30 ns/pF
- Output timings are measured with purely capacitive load.
- All timings are measured at output voltage V<sub>L</sub> = 0.8V, V<sub>H</sub> = 2.0V, and 1.5V with 20ns rise and fall time on inputs.
- To calculate timing specifications at other values of t<sub>CYC</sub> use Table 7.
- Data hold time is guaranteed under all loading conditions.

Input Waveform for A.C. Tests:



# 8085A/8085A-2

**TABLE 7. BUS TIMING SPECIFICATION AS A  $T_{CYC}$  DEPENDENT**

## 8085A

$t_{AL}$	—	$(1/2) T - 45$	MIN
$t_{LA}$	—	$(1/2) T - 60$	MIN
$t_{LL}$	—	$(1/2) T - 20$	MIN
$t_{LCK}$	—	$(1/2) T - 60$	MIN
$t_{LC}$	—	$(1/2) T - 30$	MIN
$t_{AD}$	—	$(5/2 + N) T - 225$	MAX
$t_{RD}$	—	$(3/2 + N) T - 180$	MAX
$t_{RAE}$	—	$(1/2) T - 10$	MIN
$t_{CA}$	—	$(1/2) T - 40$	MIN
$t_{DW}$	—	$(3/2 + N) T - 60$	MIN
$t_{WD}$	—	$(1/2) T - 60$	MIN
$t_{CC}$	—	$(3/2 + N) T - 80$	MIN
$t_{CL}$	—	$(1/2) T - 110$	MIN
$t_{ARY}$	—	$(3/2) T - 260$	MAX
$t_{HACK}$	—	$(1/2) T - 50$	MIN
$t_{HABF}$	—	$(1/2) T + 50$	MAX
$t_{HABE}$	—	$(1/2) T + 50$	MAX
$t_{AC}$	—	$(2/2) T - 50$	MIN
$t_1$	—	$(1/2) T - 80$	MIN
$t_2$	—	$(1/2) T - 40$	MIN
$t_{RV}$	—	$(3/2) T - 80$	MIN
$t_{LDR}$	—	$(4/2) T - 180$	MAX

NOTE: N is equal to the total WAIT states.


$T = t_{CYC}$ .

## 8085A-2 (Preliminary)

$t_{AL}$	—	$(1/2) T - 50$	MIN
$t_{LA}$	—	$(1/2) T - 50$	MIN
$t_{LL}$	—	$(1/2) T - 20$	MIN
$t_{LCK}$	—	$(1/2) T - 50$	MIN
$t_{LC}$	—	$(1/2) T - 40$	MIN
$t_{AD}$	—	$(5/2 + N) T - 150$	MAX
$t_{RD}$	—	$(3/2 + N) T - 150$	MAX
$t_{RAE}$	—	$(1/2) T - 10$	MIN
$t_{CA}$	—	$(1/2) T - 40$	MIN
$t_{DW}$	—	$(3/2 + N) T - 70$	MIN
$t_{WD}$	—	$(1/2) T - 40$	MIN
$t_{CC}$	—	$(3/2 + N) T - 70$	MIN
$t_{CL}$	—	$(1/2) T - 75$	MIN
$t_{ARY}$	—	$(3/2) T - 200$	MAX
$t_{HACK}$	—	$(1/2) T - 60$	MIN
$t_{HABF}$	—	$(1/2) T + 50$	MAX
$t_{HABE}$	—	$(1/2) T + 50$	MAX
$t_{AC}$	—	$(2/2) T - 85$	MIN
$t_1$	—	$(1/2) T - 60$	MIN
$t_2$	—	$(1/2) T - 30$	MIN
$t_{RV}$	—	$(3/2) T - 80$	MIN
$t_{LDR}$	—	$(4/2) T - 130$	MAX

NOTE: N is equal to the total WAIT states.


$T = t_{CYC}$ .




**Figure 10. Clock Timing Waveform**

# 8085A/8085A-2


## Read Operation



## Write Operation



Read operation with Wait Cycle (Typical) — same READY timing applies to WRITE operation.



NOTE 1: READY must remain stable during SETUP and HOLD TIMES.

Figure 11. 8085A Bus Timing, With and Without Wait

## Hold Operation




Figure 12. 8085A Hold Timing.




Figure 13. 8085A Interrupt and Hold Timing

## 8085A INSTRUCTION SET SUMMARY BY FUNCTIONAL GROUPING

Table 6-1

Instruction Code (1)											Instruction Code (1)										
Mnemonic	Description	D7	D6	D5	D4	D3	D2	D1	D0	Page	Mnemonic	Description	D7	D6	D5	D4	D3	D2	D1	D0	Page
MOVE, LOAD, AND STORE																					
MOVr1 r2	Move register to register	0	1	0	0	0	S	S	S	5-4	CZ	Call on zero	1	1	0	0	1	1	0	0	5-14
MOV M.r	Move register to memory	0	1	1	1	0	S	S	S	5-4	CNZ	Call on no zero	1	1	0	0	0	1	0	0	5-14
MOV r.M	Move memory to register	0	1	0	0	0	1	1	0	5-4	CP	Call on positive	1	1	1	1	0	1	0	0	5-14
MVI r	Move immediate register	0	0	0	0	0	1	1	0	5-4	CM	Call on minus	1	1	1	1	1	1	0	0	5-14
MVI M	Move immediate memory	0	0	1	1	0	1	1	0	5-4	CPE	Call on parity even	1	1	1	0	1	1	0	0	5-14
LXI B	Load immediate register Pair B & C	0	0	0	0	0	0	0	1	5-5	CPO	Call on parity odd	1	1	1	0	0	1	0	0	5-14
LXI D	Load immediate register Pair D & E	0	0	0	1	0	0	0	1	5-5	RETURN										
LXI H	Load immediate register Pair H & L	0	0	1	0	0	0	0	1	5-5	RET	Return	1	1	0	0	1	0	0	1	5-14
STAX B	Store A indirect	0	0	0	0	0	0	1	0	5-6	RC	Return on carry	1	1	0	1	1	0	0	0	5-14
STAX D	Store A indirect	0	0	0	1	0	0	1	0	5-6	RNC	Return on no carry	1	1	0	1	0	0	0	0	5-14
LDAX B	Load A indirect	0	0	0	0	1	0	1	0	5-5	RZ	Return on zero	1	1	0	0	1	0	0	0	5-14
LDAX D	Load A indirect	0	0	0	1	1	0	1	0	5-5	RNZ	Return on no zero	1	1	0	0	0	0	0	0	5-14
STA	Store A direct	0	0	1	1	0	0	1	0	5-5	RP	Return on positive	1	1	1	1	0	0	0	0	5-14
LDA	Load A direct	0	0	1	1	1	0	1	0	5-5	RM	Return on minus	1	1	1	1	1	0	0	0	5-14
SHLD	Store H & L direct	0	0	1	0	0	0	1	0	5-5	RPE	Return on parity even	1	1	1	0	1	0	0	0	5-14
LHLD	Load H & L direct	0	0	1	0	1	0	1	0	5-5	RPO	Return on parity odd	1	1	1	0	0	0	0	0	5-14
XCHG	Exchange D & E, H & L Registers	1	1	1	0	1	0	1	1	5-6	RESTART										
STACK OPS																					
PUSH B	Push register Pair B & C on stack	1	1	0	0	0	1	0	1	5-15	RST	Restart	1	1	A	A	A	1	1	1	5-14
PUSH D	Push register Pair D & E on stack	1	1	0	1	0	1	0	1	5-15	INPUT/OUTPUT										
PUSH H	Push register Pair H & L on stack	1	1	1	0	0	1	0	1	5-15	IN	Input	1	1	0	1	1	0	1	1	5-16
PUSH PSW	Push A and Flags on stack	1	1	1	1	0	1	0	1	5-15	OUT	Output	1	1	0	1	0	0	1	1	5-16
POP B	Pop register Pair B & C off stack	1	1	0	0	0	0	0	1	5-15	INCREMENT AND DECREMENT										
POP D	Pop register Pair D & E off stack	1	1	0	1	0	0	0	1	5-15	INR r	Increment register	0	0	0	0	0	1	0	0	5-8
POP H	Pop register Pair H & L off stack	1	1	1	0	0	0	0	1	5-15	DCR r	Decrement register	0	0	0	0	0	1	0	1	5-8
POP PSW	Pop A and Flags off stack	1	1	1	1	0	0	0	1	5-15	INR M	Increment memory	0	0	1	1	0	1	0	0	5-8
XTHL	Exchange top of stack, H & L	1	1	1	0	0	0	1	1	5-16	DCR M	Decrement memory	0	0	1	1	0	1	0	1	5-8
SPHL	H & L to stack pointer	1	1	1	1	1	0	0	1	5-16	INX B	Increment B & C registers	0	0	0	0	0	0	1	1	5-9
LXI SP	Load immediate stack pointer	0	0	1	1	0	0	0	1	5-5	INX D	Increment D & E registers	0	0	0	1	0	0	1	1	5-9
INX SP	Increment stack pointer	0	0	1	1	0	0	1	1	5-9	INX H	Increment H & L registers	0	0	1	0	0	0	1	1	5-9
DCX SP	Decrement stack pointer	0	0	1	1	1	0	1	1	5-9	DCX B	Decrement B & C	0	0	0	0	1	0	1	1	5-9
JUMP																					
JMP	Jump unconditional	1	1	0	0	0	0	1	1	5-13	DCX D	Decrement D & E	0	0	0	1	1	0	1	1	5-9
JC	Jump on carry	1	1	0	1	1	0	1	0	5-13	DCX H	Decrement H & L	0	0	1	0	1	0	1	1	5-9
JNC	Jump on no carry	1	1	0	1	0	0	1	0	5-13	ADD r	Add register to A	1	0	0	0	0	S	S	S	5-6
JZ	Jump on zero	1	1	0	0	1	0	1	0	5-13	ADC r	Add register to A with carry	1	0	0	0	1	S	S	S	5-6
JNZ	Jump on no zero	1	1	0	0	0	0	1	0	5-13	ADD M	Add memory to A	1	0	0	0	0	1	1	0	5-6
JP	Jump on positive	1	1	1	1	0	0	1	0	5-13	ADC M	Add memory to A with carry	1	0	0	0	1	1	1	0	5-7
JM	Jump on minus	1	1	1	1	1	0	1	0	5-13	ADI	Add immediate to A	1	1	0	0	0	1	1	0	5-6
JPE	Jump on parity even	1	1	1	0	1	0	1	0	5-13	ACI	Add immediate to A with carry	1	1	0	0	1	1	1	0	5-7
JPO	Jump on parity odd	1	1	1	0	0	0	1	0	5-13	DAD B	Add B & C to H & L	0	0	0	0	1	0	0	1	5-9
PCHL	H & L to program counter	1	1	1	0	1	0	0	1	5-15	DAD D	Add D & E to H & L	0	0	0	1	1	0	0	1	5-9
CALL																					
CALL	Call unconditional	1	1	0	0	1	1	0	1	5-13	DAD H	Add H & L to H & L	0	0	1	0	1	0	0	1	5-9
CC	Call on carry	1	1	0	1	1	1	0	0	5-14	DAD SP	Add stack pointer to H & L	0	0	1	1	1	0	0	1	5-9
CNC	Call on no carry	1	1	0	1	0	1	0	0	5-14	SUBTRACT										

## 8085A INSTRUCTION SET SUMMARY (Cont'd)

Table 6-1

Mnemonic	Description	Instruction Code (1)								Page
		D7	D6	D5	D4	D3	D2	D1	D0	
SBI	Subtract immediate from A with borrow	1	1	0	1	1	1	1	0	5-8
<b>LOGICAL</b>										
ANA r	And register with A	1	0	1	0	0	S	S	S	5-9
XRA r	Exclusive OR register with A	1	0	1	0	1	S	S	S	5-10
ORA r	OR register with A	1	0	1	1	0	S	S	S	5-10
CMP r	Compare register with A	1	0	1	1	1	S	S	S	5-11
ANA M	And memory with A	1	0	1	0	0	1	1	0	5-10
XRA M	Exclusive OR memory with A	1	0	1	0	1	1	1	0	5-10
ORA M	OR memory with A	1	0	1	1	0	1	1	0	5-11
CMP M	Compare memory with A	1	0	1	1	1	1	1	0	5-11
ANI	And immediate with A	1	1	1	0	0	1	1	0	5-10
XRI	Exclusive OR immediate with A	1	1	1	0	1	1	1	0	5-10
ORI	OR immediate with A	1	1	1	1	0	1	1	0	5-11
CPI	Compare immediate with A	1	1	1	1	1	1	1	0	5-11
<b>ROTATE</b>										
RLC	Rotate A left	0	0	0	0	0	1	1	1	5-11
Mnemonic	Description	Instruction Code (1)								Page
		D7	D6	D5	D4	D3	D2	D1	D0	
RRC	Rotate A right	0	0	0	0	1	1	1	1	5-12
RAL	Rotate A left through carry	0	0	0	1	0	1	1	1	5-12
RAR	Rotate A right through carry	0	0	0	1	1	1	1	1	5-12
<b>SPECIALS</b>										
CMA	Complement A	0	0	1	0	1	1	1	1	5-12
STC	Set carry	0	0	1	1	0	1	1	1	5-12
CMC	Complement carry	0	0	1	1	1	1	1	1	5-12
DAA	Decimal adjust A	0	0	1	0	0	1	1	1	5-9
<b>CONTROL</b>										
EI	Enable Interrupts	1	1	1	1	1	0	1	1	5-17
DI	Disable Interrupt	1	1	1	1	0	0	1	1	5-17
NOP	No-operation	0	0	0	0	0	0	0	0	5-17
HLT	Halt	0	1	1	1	0	1	1	0	5-17
<b>NEW 8085A INSTRUCTIONS</b>										
RIM	Read Interrupt Mask	0	0	1	0	0	0	0	0	5-17
SIM	Set Interrupt Mask	0	0	1	1	0	0	0	0	5-18

NOTES: 1. DDS or SSS: B 000, C 001, D 010, E011, H 100, L 101, Memory 110, A 111.

2. Two possible cycle times. (6/12) indicate instruction cycles dependent on condition flags.

\*All mnemonics copyrighted © Intel Corporation 1976.