



SN74LS783 MC6883

SYNCHRONOUS ADDRESS MULTIPLEXER

The SN74LS783/MC6883 brings together the MC6809E (MPU), the MC6847 (Color Video Display Generator) and dynamic RAM to form a highly effective, compact and cost effective computer and display system.

- MC6809E, MC6800, MC6801E, MC68000 and MC6847 (VDG) Compatible
- Transparent MPU/VDG/Refresh
- RAM size — 4K, 8K, 16K, 32K or 64K Bytes (Dynamic or Static)
- Addressing Range — 96K Bytes
- Single Crystal Provides All Timing
- Register Programmable:
 - VDG Addressing Modes
 - VDG Offset (0 to 64K)
 - RAM Size
 - Page Switch
 - MPU Rate (Crystal ÷ 16 or ÷ 8)
 - MPU Rate (Address Dependent or Independent)
- System "Device Selects" Decoded 'On Chip'
- Timing is Optimized for Standard Dynamic RAMs
- +5.0 V Only Operation
- Easy Synchronization of Multiple SAM Systems
- DMA Mode


SYNCHRONOUS ADDRESS MULTIPLEXER

LOW POWER SCHOTTKY

PIN ASSIGNMENT

1	A11	V _{CC}	40
2	A10	A12	39
3	A9	A13	38
4	A8	A14	37
5	Osc _{In}	A15	36
6	Osc _{Out}	Z7	35 (RAS1)
7	VClk	Z6	34
8	DA0	Z5	33
9	H _S	Z4	32
10	WE	Z3	31
11	CAS	Z2	30
12	RAS0	Z1	29
13	Q	Z0	28
14	E	S0	27
15	R/W	S1	26
16	A0	S2	25
17	A1	A7	24
18	A2	A6	23
19	A3	A5	22
20	Gnd	A4	21

SYSTEM BLOCK DIAGRAM



MOTOROLA SCHOTTKY TTL DEVICES

4-372

MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{CC}	-0.5 to +7.0	Vdc
Input Voltage (Except Osc _{IN})	V _I	-0.5 to 10	Vdc
Input Current (Except Osc _{IN})	I _I	-30 to +5.0	mA
Output Voltage	V _O	-0.5 to +7.0	Vdc
Operating Ambient Temperature Range	T _A	0 to +70	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Input Voltage Osc _{IN}	V _{IOscIN}	-0.5 to V _{CC}	Vdc
Input Current Osc _{IN}	I _{IOscIN}	-0.5 to +5.0	mA

GUARANTEED OPERATING RANGES

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.75	5.0	5.25	V
Operating Ambient Temperature Range	T _A	0	25	75	°C
Output Current High RAS ₀ , RAS ₁ , CAS, WE All Other Outputs	I _{OH}	—	—	-1.0 -0.2	mA
Output Current Low RAS ₀ , RAS ₁ , CAS, WE VClk All Other Outputs	I _{OL}	—	—	8.0 0.8 4.0	mA

DC CHARACTERISTICS (Unless otherwise noted specifications apply over recommended power supply and temperature ranges.)

Characteristic	Symbol	Min	Typ	Max	Units
Input Voltage — High Logic State	V _{IH}	2.0	—	—	V
Input Voltage — Low Logic State	V _{IL}	—	—	0.8	V
Input Clamp Voltage (V _{CC} = Min, I _{IN} = -18 mA) All Inputs Except Osc _{IN}	V _{IK}	—	—	-1.5	V
Input Current — High Logic State at Max Input Voltage (V _{CC} = Max, V _{IN} = 5.25 V) VClk Input (V _{CC} = Max, V _{IN} = 5.25 V) DA0 Input (V _{CC} = Max, V _{IN} = 5.25 V Osc _{IN} = Gnd) Osc _{OUT} Input (V _{CC} = Max, V _{IN} = 7.0 V) All Other Inputs Except Osc _{IN}	I _I	—	—	200 100 250 100	μA
Input Current High Logic State All Inputs Except VClk, (V _{CC} = Max, V _{IN} = 2.7 V) DA0 Osc _{IN} , Osc _{OUT}	I _{IH}	—	—	20	μA
Input Current — Low Logic State (V _{CC} = Max, V _{IN} = 0.4 V) DA0 Input (V _{CC} = Max, V _{IN} = 0.4 V) VClk Input (V _{CC} = Max, V _{IN} = 0.4 V, Osc _{IN} = Gnd) Osc _{OUT} Input (V _{CC} = Max, V _{IN} = 0.4 V) All Other Inputs Except Osc _{IN}	I _{IL}	—	— -30	-1.2 -60 -8 -4	mA
Output Voltage — High Logic State (V _{CC} = Min, I _{OH} = -1.0 mA) RAS ₀ , RAS ₁ , CAS, WE (V _{CC} = Min, I _{OH} = -0.2 mA) E, Q (V _{CC} = Min, I _{OH} = -0.2 mA) All Other Outputs	V _{OH(C)} V _{OH(E)} V _{OH}	3.0 V _{CC} - 0.75 2.7	—	—	V
Output Voltage — Low Logic State (V _{CC} = Min, I _{OL} = 8.0 mA) RAS ₀ , RAS ₁ , CAS, WE (V _{CC} = Min, I _{OL} = 4.0 mA) E, Q Outputs (V _{CC} = Min, I _{OL} = 0.8 mA) VClk Output (V _{CC} = Min, I _{OL} = 4.0 mA) All Other Outputs	V _{OL(C)} V _{OL(E)} V _{OL(V)} V _{OL}	—	—	0.5 0.5 0.6 0.5	V
Power Supply Current	I _{CC}	—	180	230	mA
Output Short-Circuit Current	I _{OS}	30	—	225	mA


AC CHARACTERISTICS (4.75 V ≤ V_{CC} ≤ 5.25 V and 0 ≤ T_A ≤ 70°C, unless otherwise noted).

Characteristic	Symbol	Min	Typ	Max	Units
Propagation Delay Times					
(See Circuit in Figure 9) Oscillator-In \rightarrow to Oscillator-Out \leftarrow	t _d (OL-OH)	—	3.0	—	ns
Oscillator-In \leftarrow to Oscillator-Out \rightarrow	t _d (OH-OL)	—	20	—	
(C _L = 195 pF) A0 thru A15 to Z0, Z1, Z2 thru Z7	t _d (A-Z)	—	28	—	
(C _L = 30 pF) A0 thru A15, R/W to S0, S1, S3	t _d (A-S)	—	18	—	
(C _L = 95 pF) Oscillator-Out \rightarrow to $\overline{\text{RAS0}}$	t _d (OL-R0H)	—	20	—	
(C _L = 95 pF) Oscillator-Out \rightarrow to $\overline{\text{RAS0}}$	t _d (OL-R0L)	—	18	—	
(C _L = 95 pF) Oscillator-Out \rightarrow to $\overline{\text{RAS1}}$	t _d (OL-R1H)	—	22	—	
(C _L = 95 pF) Oscillator-Out \rightarrow to $\overline{\text{RAS1}}$	t _d (OL-R1L)	—	20	—	
(C _L = 195 pF) Oscillator-Out \rightarrow to $\overline{\text{CAS}}$	t _d (OL-CH)	—	20	—	
(C _L = 195 pF) Oscillator-Out \rightarrow to $\overline{\text{CAS}}$	t _d (OL-CL)	—	20	—	
(C _L = 195 pF) Oscillator-Out \rightarrow to $\overline{\text{WE}}$	t _d (OL-WH)	—	22	—	
(C _L = 195 pF) Oscillator-Out \rightarrow to $\overline{\text{WE}}$	t _d (OL-WL)	—	40	—	
(C _L = 100 pF) Oscillator-Out \rightarrow to E	t _d (OL-EH)	—	55	—	
(C _L = 100 pF) Oscillator-Out \rightarrow to E	t _d (OL-EL)	—	25	—	
(C _L = 100 pF) Oscillator-Out \rightarrow to Q	t _d (OL-QH)	—	55	—	
(C _L = 100 pF) Oscillator-Out \rightarrow to Q	t _d (OL-QL)	—	25	—	
(C _L = 30 pF) Oscillator-Out \rightarrow to VCik	t _d (OH-VH)	—	50	—	
(C _L = 30 pF) Oscillator-Out \rightarrow to VCik	t _d (OH-VL)	—	65	—	
(C _L = 195 pF) Oscillator-Out \rightarrow to Row Address	t _d (OL-AR)	—	36	—	
(C _L = 195 pF) Oscillator-Out \rightarrow to Column Address	t _d (OL-AC)	—	33	—	
(C _L = 15 pF) Oscillator-Out \rightarrow to DA0 Earliest(1)	t _d (OL-DH)	—	-15	—	
(C _L = 15 pF) Oscillator-Out \rightarrow to DA0 Latest(1)	t _d (OL-DH)	—	+15	—	
(C _L = 95 pF on $\overline{\text{RAS}}$, C _L = 195 pF on $\overline{\text{CAS}}$) $\overline{\text{CAS}}$ \rightarrow to $\overline{\text{RAS}}$	t _d (CL-RH)	—	208	—	
Setup Time for A0 thru A15, R/W	t _{su} (A)	—	28	—	ns
Rate = $\div 16$ Rate = $\div 8$		—	28	—	
Hold Time for A0 thru A15, R/W	t _h (A)	—	30	—	ns
Rate = $\div 16$ Rate = $\div 8$		—	30	—	
Width of HS Low ²	t _{wL} (HS)	2.0	5.0	6.0	μ s

4

Notes: 1. When using the SAM with an MC6847, the rising edge of DA0 is confined within the range shown in the timing diagrams (unless the synchronizing process is incomplete.) The synchronization process requires a maximum of 32 cycles of Osc_{Out} for completion.
 2. t_{wL}(HS) wider than 6.0 μ s may yield more than 8 sequential refresh addresses.

FIGURE 1 — PROPAGATION DELAY TIMES VERSUS LOAD CAPACITANCE



PIN DESCRIPTION TABLE


		Name	No.	Function
Input Pins	Power	VCC	40	Apply + 5 volts ± 5%. SAM draws less than 230 mA. Return Ground for +5 volts.
		Gnd	20	
	MPU Address and Control	A15	36	Most Significant Bit. MPU address bits A0-A15. These 16 signals come directly from the MPU and are used to directly address up to 64K memory locations or to indirectly address up to 96K memory locations. (See pages 17 and 18 for memory maps). Each input is approximately equivalent to one low power Schottky load. Least Significant Bit.
		A14	37	
		A13	38	
		A12	39	
		A11	1	
		A10	2	
		A9	3	
		A8	4	
		A7	24	
		A6	23	
		A5	22	
		A4	21	
		A3	19	
A2	18			
A1	17			
A0	16			
VDG Control	R/W	15	MPU READ or WRITE. This signal comes directly from the MPU and is used to enable writing to the SAM control register, dynamic RAM (via WE), and to enable device select #0.	
	OscIn	5	Apply 14.31818* MHz crystal and 2.5-30 pF trimmer to ground. See page 12.	
	DA0	8	Display Address DA0. The primary function of this pin is to input the least significant bit of a 16-bit video display address. The more significant 15-bits are outputs from an internal 15-bit counter which is clocked by DA0. The secondary function of this pin is to indirectly input the logic level of the VDG "FS" (field synchronization pulse) for vertical video address updating. Horizontal Synchronization. The primary function of this pin is to detect the falling edge of VDG "HS" pulse in order to initiate eight dynamic RAM refresh cycles. The secondary function is to reset up to 4 least significant bits of the internal video address counter.	
	HS	9		
	VClk	7	VDG Clock. The primary function of this pin is to output a 3.579545 MHz square wave** to the VDG "Clk" pin. The secondary function resets the SAM when this VClk pin is pulled to logic "0" level, acting as an input .	
	OscOut	6	Apply 1.5 kΩ resistor to 14.31818* MHz crystal and 33 pF capacitor to ground. See page 12.	
Device Selects	S2	25	Most Significant Bit (Device Select Bits). The binary value of S2, S1, S0 selects one of eight "chunks" of MPU address space (numbers 0 through 7). Varying in length, these "chunks" provide efficient memory mapping for ROMs, RAMs, Input/Output devices, and MPU Vectors. (Requires 74LS 138-type demultiplexer). Least Significant Bit.	
	S1	26		
	S0	27		
MPU Clocks	E	14	E (Enable Clock) "E" and "Q" are 90° out of phase and are both used as MPU clocks for the MC6809E. For the MC6800 and MC6801E, only "E" is used. "E" is also used for many MC6800 peripheral chips.	
	Q	13	Q (Quadrature Clock).	
RAM Address	Z7†	35	Most Significant Bit First, the least significant address bits from the MPU or "VDG" are presented to Z0-Z5 (4K x 1 RAMs) or Z0-Z6 (16K x 1 RAMs) or Z0-Z7 (64K x 1 RAMs). Next, the most significant address bits from the MPU or "VDG" are presented to Z0-Z5 (4K x 1 RAMs) or Z0-Z6 (16K x 1 RAMs) or Z0-Z7 (64K x 1 RAMs). Note that for 4K x 1 and 16K x 1 RAMs, Z7 (Pin 35) is not needed for address information. Therefore, Pin 35 is used for a second row address select which is labeled (RAS1). Least Significant Bit.	
	Z6†	34		
	Z5†	33		
	Z4†	32		
	Z3†	31		
	Z2†	30		
	Z1†	29		
Z0†	28			
RAM Control	RAS1†	35	Row Address Strobe One. This pulse strobes the least significant 6,7 or 8 address bits into dynamic RAMs in Bank #1.	
	RAS0†	12	Row Address Strobe Zero. This pulse strobes the least significant 6,7 or 8 address bits into dynamic RAMs in Bank #0.	
	CAS†	11	Column Address Strobe. This pulse strobes the most significant 6,7 or 8 address bits into dynamic RAMs.	
	WE†	10	Write Enable. When low, this pulse enables the MPU to write into dynamic RAM.	

*14.31818 MHz is 4 times 3.579545 MHz television color subcarrier. Other frequencies may be used. (See page 12.)

**When VDG and SAM are not yet synchronized the "square wave" will stretch (see page 10.)

† Due to fast transitions, ferrite beads in series with these outputs may be necessary to avoid high frequency (≈ 60 MHz) resonances.

FIGURE 3—TIMING WAVEFORMS for MPU RATE = FAST



SAM BLOCK DIAGRAM DESCRIPTION

MPU Addresses (A0 – A15):

These 16 signals come directly from the MPU and are used to directly address up to 64K memory locations (K = 1024) or to indirectly address up to 96K memory locations, by using a paging bit "P" (see pages 17 and 18 for memory maps.) Each input is approximately equivalent to one low power Schottky load.

VDG Address Counter (B0 – B15):

These 16 signals are derived from one input (DA0) which is the least significant bit of the VDG address. Most of the counter is simply binary. However, to duplicate the various addressing modes of the MC6847 VDG, ADDRESS MODIFIER logic is used. Selected by three VDG mode bits (V2, V1, and V0) from the SAM CONTROL REGISTER, eight address modifications are obtained as shown in Figure 5.

Also, notice that bits B9-B15 may be loaded from bits F0-F6 from the CONTROL REGISTER. This allows the starting address of the VDG display to be offset (in ½K increments) from \$0000 to \$FFFF†. B9-B15 are loaded when a VERTICAL PRE-LOAD (VP) pulse is generated. VP goes active (high) when \overline{HS} from the VDG rises if DA0 is high (or a high impedance.) This condition should occur only while the TV electron beam is in vertical blanking and is simply implemented by connecting \overline{FS} and \overline{MS} together on the MC6847. The VP pulse also clears bits B1 – B8.

Finally, a HORIZONTAL RESET (HR) pulse may also affect the counter by clearing bits B1 – B3 or B1 – B4 when \overline{HS} from the VDG is LOW (see Figure 5.) The HR pulse should occur only while the TV electron beam is in horizontal blanking.

In summary, DA0 clocks the VDG ADDRESS COUNTER; HR initializes the horizontal portion and VP initializes the vertical portion of the VDG ADDRESS COUNTER.

REfresh Address Counter (C0 – C6):

A seven bit binary counter with outputs labeled C0 – C6 supplies bursts of eight* sequential addresses triggered by a \overline{HS} high to low transition. Thus, while the TV electron beam is in horizontal blanking, eight sequential addresses are accessed. Likewise, the next eight addresses are accessed during the next horizontal blanking period, etc. In this manner, all 128 addresses are refreshed in less than 1.1 milliseconds.

Address Multiplexer:

Occupying a large portion of the block diagram in Figure 4, is the address multiplexer which outputs bits Z0-Z7 (as addresses to dynamic RAM's.) Inputs to the address multiplexer include the VDG address (B0 – B15) the REfresh address (C0- C6) and the MPU address (A0 – A15) or (A0 – A14 plus one paging bit "P".) The paging bit "P" is one bit in the SAM CONTROL REGISTER that is used in place of A15 when memory map Type #0 is selected (via the SAM CONTROL REGISTER "TY" bit.)

Figure 6 shows which inputs are routed to Z0 – Z7 and when the routing occurs relative to one SAM machine cycle. Notice that Z7 and \overline{RAS} share the same pin. Z7 is selected if "M1" in the SAM CONTROL REGISTER IS HIGH (Memory size = 64K.)

Address Decode:

At the top left of Figure 4, is the Address Decode block. Outputs S2, S1, and S0 form a three bit encoded binary word(S). Thus S may be one of eight values (0 through 7) with each value representing a different range of MPU addresses. (To enable peripheral ROM's or I/O, decode the S2, S1, and S0 bits into eight separate signals by using a 74LS138, 74LS155 or 74LS156. Notice that S2, S1, and S0 are **not** gated with any timing signals such as E or Q.)

Along with the A5 – A15 inputs is the MEMORY MAP TYpe bit (TY.) This bit is soft-programmable (as are all 16 bits in the SAM CONTROL REGISTER,) and selects one of two memory maps. Memory map #0 is intended to be used in systems that are primarily ROM based. Whereas, memory map #1 is intended for a primarily RAM based system with 64K contiguous RAM locations (minus 256 locations.) The various meanings of S2, S1, S0 are tabulated in Figure 16 (page 19) and again on pages 17 and 18.

In addition to S2, S1, and S0 outputs is a decode of \$FFC0 through \$FFDF which, when gated with E and $\overline{R/W}$, results in the write strobe for the SAM CONTROL REGISTER.

SAM Control Register

As shown in Figure 4, the CONTROL REGISTER has 16 "outputs":

VDG Addressing Modes:	V2, V1, V0	MPU Rate:	R1, R0
VDG Address OFFset:	F6, F5, F4, F3, F2, F1, F0	Memory Size (RAM):	M1, M0
32K Page Switch:	P	Memory Map TYpe:	TY

When the SAM is reset (see page 10,) all 16 bits are cleared. To **set** any one of these 16 bits, the MPU simply writes to a unique** odd address (within \$FFC1 through \$FFDF.) To **clear** any one of these 16 bits, the MPU

* If \overline{HS} is held low longer than 8 μ s, then the number of sequential addresses in one refresh "BURST" is proportional to the time interval during which \overline{HS} is low.

** See pages 17 or 18 for specific addresses.

† In this document, the "\$" symbol always precedes hexadecimal characters.

SN74LS783 • MC6883

simply writes to a unique** even address (within \$FFCO through \$FFDE.) Note that the data on the MPU data bus is irrelevant.

Inputs to the control register include A4, A3, A2, A1 (which are used to select which one of 16 bits is to be cleared or set), A0 (which determines the polarity . . . clear or set,) and \bar{R}/W , E and \$FFCO – \$FFDF (which restrict the method, timing and addresses for changing one of the 16 bits.) For more detailed descriptions of the purposes of the 16 control bits, refer to related sections in the BLOCK DIAGRAM DESCRIPTION (pages 8 through 12) and the PROGRAMMING GUIDE (pages 14 through 18).

** See pages 17 or 18 for specific addresses.

FIGURE 5 — VDG ADDRESS MODIFIER

Mode			Division Variables		Bits Cleared by \bar{HS} (low)
V2	V1	V0	X	Y	
0	0	0	1	12	B1-B4
0	0	1	3	1	B1-B3
0	1	0	1	3	B1-B4
0	1	1	2	1	B1-B3
1	0	0	1	2	B1-B4
1	0	1	1	1	B1-B3
1	1	0	1	1	B1-B4
1	1	1	1	1	None (DMA MODE)

FIGURE 6 — SIGNAL ROUTING for ADDRESS MULTIPLEXER

Memory Size		Signal Source	Row/Column	Signals Routed to Z0-Z7								Timing (Figure 2)	
M1	M0			Z7	Z6	Z5	Z4	Z3	Z2	Z1	Z0		
4K	0	0	MPU	ROW	*	A6	A5	A4	A3	A2	A1	A0	T7-TA
				COL	*	L	A11	A10	A9	A8	A7	A6	TA-TF
			VDG	ROW	*	B6	B5	B4	B3	B2	B1	B0	TF-T2
				COL	*	L	B11	B10	B9	B8	B7	B6	T2-T7
			REF	ROW	*	C6	C5	C4	C3	C2	C1	C0	TF-T2
				COL	*	L	L	L	L	L	L	L	T2-T7
16K	0	1	MPU	ROW	*	A6	A5	A4	A3	A2	A1	A0	T7-TA
				COL	*	A13	A12	A11	A10	A9	A8	A7	TA-TF
			VDG	ROW	*	B6	B5	B4	B3	B2	B1	B0	TF-T2
				COL	*	B13	B12	B11	B10	B9	B8	B7	T2-T7
			REF	ROW	*	C6	C5	C4	C3	C2	C1	C0	TF-T2
				COL	*	L	L	L	L	L	L	L	T2-T7
64K (dynamic)	1	0	MPU	ROW	A7	A6	A5	A4	A3	A2	A1	A0	T7-TA
				COL	P/A15***	A14	A13	A12	A11	A10	A9	A8	TA-TF
			VDG	ROW	B7	B6	B5	B4	B3	B2	B1	B0	TF-T2
				COL	B15	B14	B13	B12	B11	B10	B9	B8	T2-T7
			REF	ROW	L	C6	C5	C4	C3	C2	C1	C0	TF-T2
				COL	L	L	L	L	L	L	L	L	T2-T7
64K (static)	1	1	MPU	ROW	A7	A6	A5	A4	A3	A2	A1	A0	T7-T9
				COL	P/A15***	A14	A13	A12	A11	A10	A9	A8	T9-TF
			VDG	ROW	B7	B6	B5	B4	B3	B2	B1	B0	TF-T1
				COL	B15	B14	B13	B12	B11	B10	B9	B8	T1-T7
			REF	ROW	L	C6	C5	C4	C3	C2	C1	C0	TF-T1
				COL	L	L	L	L	L	L	L	L	T1-T7

Notes: "L" implies logical LOW level.

*Z7 functions as RAS1 and its level is address dependent. For example, when using two banks of 16K x 1 RAMs, $\bar{RAS0}$ is active for addresses \$0000 to \$3FFF and $\bar{RAS1}$ is active for addresses \$4000 to \$7FFF.

***If Map Type = 0, then page bit "P" is the output (otherwise A15).

Internal Reset

By lowering V_{CC} below 0.6 volts for at least one millisecond, a **complete** SAM reset is initiated and is completed within 500 nanoseconds after V_{CC} rises above 4.25 volts.

NOTE: In some applications, (for example, multiple "VDG-RAM" systems controlled by a single MPU)

multiple SAM ICs can be synchronized as follows:

- Drive all SAM's from one external oscillator.
- Stop external oscillator.
- Lower V_{CC} below 0.6 volts for at least 1.0 millisecond.
- Raise V_{CC} to 5.0 volts.
- Start external oscillator.
- Wait at least 500 nanoseconds.


Now, the "E" clocks from all SAM's should be in-phase.

External Reset

When the VClk pin on SAM is forced below 0.8 volts for at least eight cycles of "oscillator-out", the SAM becomes **partially** reset. That is, all bits in the SAM control register are cleared. However, signals such as RAS, CAS, WE, E or Q are **not** stopped (as they are with an **internal** reset), since the SAM must maintain dynamic RAM refresh even during this external reset period.

Figure 7 shows how VClk can be pulled low through diode D1 when node "A" is low.* When node "A" is high, only the backbiased capacitance of diode D1 loads the 3.58 MHz on VClk. Diode D2 helps discharge C1 (Power-on-Reset capacitor) when power is turned off. Diode D3 allows the MPU reset time constant R2C2 to be greater than the SAM reset time constant. Thereby, ensuring **release** of the SAM reset **prior** to attempting to program the SAM control register.

FIGURE 7 — EXTERNAL RESET CIRCUITRY



VDG Synchronization

In order for the VDG and MPU to share the same dynamic RAM (see page 13,) the **VDG clock must be stopped** until the VDG data fetch and MPU data fetch are synchronized as shown in Figure 12. Once synchronized, the VDG clock resumes its 3.579545 MHz rate and is not stopped again unless an extreme temperature change (or SAM reset) occurs. When stopped, the VDG clock remains stopped for **no more than 32 Osc_{Out} cycles** (approximately 2 microseconds.)

In the block diagram in Figure 4, DA0 enters a block labeled VDG Timing Error Detector. If DA0 rises **between** time reference points** τ_A and τ_C , then $\overline{\text{Error}}$ is high and VClk is the result of dividing BOSC (Buffered Osc_{Out} \approx 14 MHz) by four. However, if DA0 rises **outside** the time Window τ_A to τ_C , then $\overline{\text{Error}}$ goes LOW and the VDG stops. A START pulse at time reference point τ_B (center of Window) restarts the VDG . . . properly synchronized.

*Use a diode with sufficiently low forward voltage drop to meet V_{IL} requirement at VClk.


**See timing diagrams on page 5 and 6.

Changing the MPU Rate (by changing SAM control register bits R0, R1).

Two bits in the SAM control register determine the period of both "E" and "Q" MPU clocks. Three rate modes are implemented as follows:

RATE MODE	R1	R0	
SLOW	0	0	The frequency of "E" (and "Q") is $f_{crystal} \div 16$. This rate mode is automatically selected when the SAM is reset. Note that system timing is least critical in this "SLOW" rate mode.
A.D. (Address Dependent)	0	1	The frequency of "E" (and "Q") is either $f_{crystal} \div 16$ or $f_{crystal} \div 8$, depending on the address the MPU is presenting.
FAST	1	X	The frequency of "E" (and "Q") is $f_{crystal} \div 8$. This is accomplished by stealing the time that is normally used for VDG/REFRESH, and using this time for the MPU. Note: Neither VDG display nor dynamic RAM refresh are available in the "FAST" rate mode. (Both are available in SLOW and A.D. rate modes).

When changing between any two of the three rate modes, the following procedures must be followed to ensure that MPU timing specifications are met:



May be ANY address from \$0000 to \$7FFF.

SEQUENCE #1:

```
7D 00 00 TST #00000 ... Synchronizes STA instruction to write during T2-TG (See Figure #8).*
21 00 BRN 00
B7 FF D6 STA #FFD6 ... Clears bit R0
```


*Note: "TST" instruction affects MC6809E condition code register.

Changing the MPU Rate (In Address Dependent Mode)

When the SAM control register bits "R1", and "R0" are programmed to "0" and "1", respectively, the Address Dependent Rate Mode is selected. In this mode, the $\div 16$ MPU rate is automatically used when addressing within \$0000 to \$7FFF* or \$FF00 to \$FF1F ranges. Otherwise the $\div 8$ MPU rate is automatically used. (Refer to Figure 8 for sample "E" and "Q" waveforms yielding $\div 8$ to $\div 16$ and $\div 16$ to $\div 8$ rate changes). This mode often nearly doubles the MPU throughput while still providing transparent VDG and dynamic, RAM refresh functions. For example, since much of the MPU's time may be spent performing internal MPU functions (address = \$FFFF)**, accessing ROM (address = \$8000 to \$FEFF) or accessing I/O (address = \$FF20 — \$FF5F), the faster $f_{crystal} \div 8$ MPU rate may be used much of the time.

Note: The VDG operates normally when using the SLOW or A.D. rate modes. However, in the FAST rate mode, the VDG is not allowed access to the dynamic RAM.

FIGURE 8 — RATE CHANGE E AND Q WAVEFORMS




*When using Memory Map 0, addresses \$0000 to \$7FFF may access Dynamic RAM.

**The MC6809 outputs \$FFFF on A0-A15 when no other valid addresses are being presented.

Oscillator

In Figure 4, an amplifier between Osc_{In} and Osc_{Out} provides the gain for oscillation (using a crystal as shown in Figure 9.) Alternately, Pin 5 (Osc_{In}) may be grounded while Pin 6 (Osc_{Out}) may be driven at low-power Schottky levels as shown in Figure 10. Also, see V_{IH}, V_{IL} on page 2.



AC Specifications*				
	Max	Typ	Min	Units
tpH(Osc)	—	30	22	ns
tpL(Osc)	—	30	22	ns
tcyc(Osc)	—	70	62.4	ns

FIGURE 9 — CRYSTAL OSCILLATOR





FIGURE 10 — TTL CLOCK INPUT



Typical input capacitances are 3.0 pF for Pin 5 and 5.5 pF for Pin 6.

*Optimum values depend on characteristics of the crystal (X1). For many applications, VC_{Ik} must be 3.579545 MHz ± 50 Hz! Hence, Osc_{Out} must be made similarly "drift resistant" (by balancing temperature coefficients of X1, CV, CF, R1, R2 and R3).
 **Specifically cut for MC6883 are International Crystal Manufacturing, Inc. Crystals (#167568 for 14.31818 MHz or #167569 for 16.0 MHz). However, other crystals may be used.

THEORY OF OPERATION


Video or No Video

Although the MC6883 may be used as a dynamic RAM controller **without** a video display*, most applications are likely to include a MC6847 video display generator (VDG). Therefore, this document emphasizes MC6883 with MC6847 systems.

Shared RAM (with interleaved DMA)


To minimize the number of RAM and interface chips, both the MPU and VDG share common dynamic RAM. Yet, the use of common RAM creates an apparent difficulty. That is, the MPU and VDG must both access the RAM without contention. This difficulty is overcome by taking advantage of the timing and architecture of Motorola MPU's (MC6800, MC6801E, MC6809E, MC68000). Specifically, **all** MPU accesses of external memory **always** occur in the **latter half** of the machine cycle, as shown below:

FIGURE 11 — MOTOROLA MPU TIMING



Similarly, the MC6847 (non-interlaced) VDG transfers a data byte in a half machine cycle (E or $\Phi 2$). Thus, when properly positioned, VDG and MPU RAM accesses interleave without contention as shown below:

FIGURE 12 — MOTOROLA MPU WITH VDG TIMING



This Interleaved Direct Memory Access (IDMA) is synchronized via the MC6883 by centering the VDG data window half-way between MPU data windows.**

The result is a shared RAM system without MPU/VDG RAM access contention, with both MPU and VDG running uninterrupted at normal operating speed, each transparent to the other.

RAM Refresh

Dynamic RAM refresh is accomplished by accessing eight*** sequential addresses every 64*** microseconds until 128 consecutive addresses have been accessed. To avoid RAM access contention between REFRESH and MPU, each of the 128 refresh accesses occupies the "VDG half" of the interleaved DMA (IDMA). Furthermore, refresh accesses occur only during the television retrace period (at which time the VDG doesn't need to access RAM).

In summary, the VDG, MPU and MC6883's Refresh Counter all transparently access the common dynamic RAM without contention or interruption.

Why IDMA?

Use of the interleaved direct memory access results in fast modification to variable portions of display RAM, by the MPU, without any distracting flashes on the screen (due to RAM access contention.) In addition, the MPU is not slowed down nor stopped by the MC6883; thereby, assuring accurate software timing loops without costly additional hardware timers. Furthermore, additional hardware and software to give "access permission" to the MPU is eliminated since the MPU may access RAM at **any** time.

* Only 1 pin, (DA0) out of 40 pins is dedicated to the video display.

** See VDG synchronization (page 10) for more detail.

*** When not using a MC6847, HS may be wired low for continuous transparent refresh.

“Systems On Silicon” Concept

Total Timing

For most applications, the SAM can supply complete system timing from its on-chip precision 14.31818 MHz oscillator. This includes buffered MPU clocks (E and Q), VDG clock, color subcarrier (3.58 MHz), row address select (RAS), column address select (CAS) and write enable (WE).

Total Address Decode

For most applications, the SAM plus a “1 of 8 decoder” chip completely decodes I/O, ROM and RAM chip selects without wasting memory address space and without needlessly chopping-up contiguous address space. Chip selects are positioned in address space to allow three types of memory (RAM, local ROM and cartridge ROM) independent room for growth. For example, RAM may grow from address \$0000-up, cartridge ROM may grow from address \$FEFF-down and local ROM may grow from \$FBFF-down. Alternately, if the application requires minimum ROM and maximum contiguous RAM, a second choice of two memory maps places RAM from \$0000 to \$FEFF. (See pages 17 and 18.)

In both memory maps all I/O, MPU vectors, SAM control registers, and some reserved address spaces are efficiently contained between addresses \$FF00 and \$FFFF.

How Much RAM?

Using nine SAM pins (Z0 – Z7 and $\overline{\text{RAS0}}$) the following combinations require no additional address logic.

FIGURE 13 — RAM CONFIGURATIONS

Address:		Chip Select:	
MSB	LSB		
Z5Z4Z3Z2Z1Z0	$\overline{\text{RAS0}}$	} ----- One or two banks of 4K x 8 (like MCM4027's)
Z5Z4Z3Z2Z1Z0	$\overline{\text{RAS1}}$ (= Z7)	
Z6Z5Z4Z3Z2Z1Z0	$\overline{\text{RAS0}}$	} ----- One or two banks of 16K x 8 (like MCM4116's)
Z6Z5Z4Z3Z2Z1Z0	$\overline{\text{RAS1}}$ (= Z7)	
Z7Z6Z5Z4Z3Z2Z1Z0	$\overline{\text{RAS0}}$	----- One bank of 64K x 8 (like MCM6665's)

PROGRAMMING GUIDE

SAM — Programmability

The SAM contains a 16-bit control register which allows the MC6809E to program the SAM for the following options:

- VDG Addressing Mode 3-bits
- VDG Address Offset 7-bits
- 32K Page Switch 1-bit
- MPU Rate 2-bits
- Memory Size 2-bits
- Map Type 1-bit

Note that when the SAM is **reset** by first applying power or by manual hardware reset,† all control register bits are **cleared** (to a logic “0”).

VDG Addressing Mode

Three bits (V2, V1, V0) control the sequence of DISPLAY ADDRESSES generated by the SAM (which are used to scan dynamic RAM for video information). For example, if you wish to display Dynamic RAM data as INTERNAL ALPHANUMERIC VIDEO, you should program‡ the MC6847 for the INTERNAL ALPHANUMERIC MODE and CLEAR BITS V2, V1 and V0 in the SAM. The table on the following page summarizes the available modes:

† See Figure 7 for manual reset circuit.

‡ Typically, part of a PIA (MC6821) at location \$FF22 is used to control MC6847 modes. (See MC6847 Data Sheet.)


Mode Type	MC6847 Mode					SAM Mode		
	G/ \bar{A}	GM2	GM1	GM0 EXT/ \bar{I}	CSS	V2	V1	V0
Internal Alphanumerics	0	X	X	0	X	0	0	0
External Alphanumerics	0	X	X	1	X	0	0	0
OSemigraphics — 4	0	X	X	0	X	0	0	0
Semigraphics — 6	0	X	X	1	X	0	0	0
Semigraphics — 8*	0	X	X	0	X	0	1	0
Semigraphics — 12*	0	X	X	0	X	1	0	0
Semigraphics — 24*	0	X	X	0	X	1	1	0
Full Graphics — 1C	1	0	0	0	X	0	0	1
Full Graphics — 1R	1	0	0	1	X	0	0	1
Full Graphics — 2C	1	0	1	0	X	0	1	0
Full Graphics — 2R	1	0	1	1	X	0	1	1
Full Graphics — 3C	1	1	0	0	X	1	0	0
Full Graphics — 3R	1	1	0	1	X	1	0	1
Full Graphics — 6C	1	1	1	0	X	1	1	0
Full Graphics — 6R	1	1	1	1	X	1	1	0
Direct Memory Access†	X	X	X	X	X	1	1	1

*S8, S12, & S24 modes are not described in the MC6847 Data Sheet. See appendix "A".
 †DMA is identical to 6R except as shown in Figure 5 on page 9.

4

VDG Address Offset

Seven bits (F6, F5, F4, F3, F2, F1 and F0) determine the **Starting Address** for the video display. The "Starting Address" is defined as "the address corresponding to data displayed in the **Upper Left** corner of the TV screen". The "Starting Address" is shown below in binary:



Note that the "Starting Address" may be placed anywhere within the 64K address space with a resolution of 1/2K (the size of one alphanumeric page).

The F6-F0 bits take effect during the TV vertical synchronization pulse (i.e., when \bar{FS} from MC6847 is low).

Page Switch

One bit (P1) is used "in place of" A15 from the MC6809E in order to refer access within \$0000-\$7FFF to one of two 32K byte **pages** of RAM. If the system does not use more than 32K bytes of RAM, P1 can be ignored.**

**When using 4K x 1 RAMS, two banks of eight IC's are allowed. This accounts for Addresses \$0000-1FFF. Also, this same RAM can be addressed at \$2000-\$3FFF, \$4000-\$5FFF and \$6000-\$7FFF.

MPU Rate

Two bits (R1, R0) control the clock rate to the MC6809E MPU. The options are:

RATE (FREQUENCY OF "E" CLOCK)	R1	R0
0.9 MHz (Crystal Frequency ÷ 16) Slow	0	0
0.9/1.8 MHz (Address Dependent Rate)	0	1
1.8 MHz (Crystal Frequency ÷ 8) Fast	1	X

(Typical Crystal Frequency = 14.31818 MHz)

In the "address dependent rate" mode, accesses to \$0000-\$7FFF and \$FF00-\$FF1F are slowed to 0.9 MHz (crystal frequency ÷ 16) and all other addresses are accessed at 1.8 MHz (crystal frequency ÷ 8.)

Note: "Slow" (0.9 MHz) operation can be accomplished using 1.0 MHz MC6809E and MC6821 devices. For "Fast" (1.8 MHz) operation, 2.0 MHz MC68B09E and MC68B21 devices must be used.

Memory Size

Two bits (M1 and M0) determine RAM memory size. The options are:

SIZE	M1	M0
One or two banks of 4K × 1 dynamic RAMs	0	0
One or two banks of 16K × 1 dynamic RAMs	0	1
One bank of 64K × 1 dynamic RAMs	1	0
Up to 64K static RAM*	1	1

*Requires a latch for demultiplexing the RAM address.

IMPORTANT!

Note: Be sure to program the SAM for the correct memory size **before** using RAM (i.e., for a subroutine stack).

Map Type

One bit (TY) is used to select between two memory map configurations.

Refer to pages 17, 18 and 19 for details. Early versions of the SAM did not allow the "Fast" MPU rate to be used in conjunction with Map Type "TY = 1". Devices manufactured after January 1, 1983 allow both "Fast" and "Slow" MPU rates to be used with Map Type "TY = 1." (Date of manufacture is marked on devices as YYWW where YY is the year and WW is the week of manufacture.)

Writing To The SAM Control Register

Any bit in the control register (CR) may be set by writing to a specific unique address. Each bit has two unique addresses . . . writing to the **even #** address **clears** the bit and writing to the **odd #** address **sets** the bit. (Data on the data bus is irrelevant in this procedure.) The specific addresses are tabulated on pages 17 and 18.

If desired, a short routine may be written to program the SAM CR "a word at a time". For example, the following routine copies "B" bits from "A" register to SAM CR addresses beginning with address "X".

SAM1	46		ROR	A
	24	06	BCC	SAM2
	30	01	INX	(LEAX1,X)
	A7	80	STA	O,X+
SAM2	20	02	BRA	SAM3
	A7	81	STA	O,X++
SAM3	5A		DEC	B
	26	F2	BNE	SAM1
	39		RTS	





FIGURE 14 — MEMORY MAP (TYPE #0)



*Note:
M.S. = Most Significant
L.S. = Least Significant
S = Set Bit
C = Clear Bit
S = Device Select value = 4 x S2 + 2 x S1 + 1 x S0
(All bits are cleared when SAM is reset.)

**May also be RAM

4

FIGURE 15 — MEMORY MAP (TYPE #1)




FIGURE 16 — MEMORY ALLOCATION TABLE
 (Also, see the memory MAPs on pages 17 and 18.)

Type # 0: (Primarily for ROM based systems)

Address Range	$S = 4(S2) + 2$ (S1) + S0 S Value	Intended Use
FFFF2 to FFFF	2	MC6809E Vectors: $\overline{\text{Reset}}$, $\overline{\text{NMI}}$, $\overline{\text{SWI}}$, $\overline{\text{IRQ}}$, $\overline{\text{FIRQ}}$, $\overline{\text{SWI2}}$, $\overline{\text{SWI3}}$.
FFE0 to FFF1	2	Reserved for future MPU enhancements.
FFC0 to FFDF	7	SAM Control Register: V0, – V2, F0 – F6, P, R0, R1, M0, M1, TY.
FF60 to FFBF	7	Reserved for future control register enhancements.
FF40 to FF5F	6	I/O ₂ : Input/Output (PIAs, ACIAs, etc.) To subdivide, use A0 – A4.
FF20 to FF3F	5	I/O ₁ : Input/Output (PIAs, ACIAs, etc.) To subdivide, use A0 – A4.
FF00 to FF1F	4	I/O ₀ : Input/Output (PIAs, ACIAs, etc.) To subdivide, use A0 – A4.
C000 to FEFF	3	ROM2: 16K addresses. External cartridge ROM*.
A000 to BFFF	2	ROM1: 8K addresses. Internal ROM*. Note that MC6809E vector addresses select this ROM*.
8000 to 9FFF	1	ROM0: 8K addresses. Internal ROM*.
0000 to 7FFF	0 if R/W = 1 7 if R/W = 0	RAM: 32K addresses. RAM shared by MPU and VDG.

*Not restricted to ROM. For example, RAM or I/O may be used here.

Type # 1: (Primarily for RAM based systems)

Address Range	$S = 4(S2) + 2$ (S1) + S0 S Value	Intended Use
FFFF2 to FFFF	2	MC6809E Vectors: $\overline{\text{Reset}}$, $\overline{\text{NMI}}$, $\overline{\text{SWI}}$, $\overline{\text{IRQ}}$, $\overline{\text{FIRQ}}$, $\overline{\text{SWI2}}$, $\overline{\text{SWI3}}$.
FFE0 to FFF1	2	Reserved for future MPU enhancements.
FFC0 to FFDF	7	SAM Control Register: V0 – V2, F0 – F6, P, R0, R1, M0, M1, TY.
FF60 to FFBF	7	Small ROM: Boot load program and initial MC6809 vectors.
FF40 to FF5F	6	I/O ₂ : Input/Output (PIAs, ACIAs, etc.) To subdivide, use A0-A4.
FF20 to FF3F	5	I/O ₁ : Input/Output (PIAs, ACIAs, etc.) To subdivide, use A0 – A4.
FF00 to FF1F	4	I/O ₀ : Input/Output (PIAs, ACIAs, etc.) To subdivide, use A2 – A4.
0000 to FEFF	0 if R/W = 1	RAM: 64K(–256) addresses, shared by MPU and VDG. (If R/W = 0 then S = 3 for \$C000–\$FEFF; S = 2 for \$A000–\$BFFF; S = 1 for \$8000–\$9FFF and S = 7 for \$0000–\$7FFF.)

4

APPENDIX A

VDG/SAM Video Display System Offers 3 New Modes

by
Paul Fletcher

There are three new modes created when the VDG and SAM are used together in a video display system. These modes offer alphanumeric compatibility with 8 color low-to-high resolution graphics, 64Hx64V, 64Hx96V, 64Hx192V. The new modes S8, S12, and S24 are created by placing the VDG in the Alpha Internal mode and having the SAM in a 2K, 3K or 6K full color graphics mode. In all modes the VDG's $\overline{S/A}$ and Inv. pins are connected to data bits DD7 and DD6 to allow switching on the fly between Alpha and Semigraphics and between inverted and non-inverted alpha. This method is used in most VDG systems to obtain maximum flexibility.

The three modes divide the standard 8*12 dot box used by the VDG for the standard alpha and semigraphics modes into eight 4*3 dot boxes for the S8 mode, twelve 4*2 dot boxes for the S12 mode, and twenty-four 4*1 dot boxes for the S24 mode. Figure 17 shows the arrangement of these boxes. One byte is needed to control two horizontally consecutive boxes. It therefore takes four bytes for the S8, six bytes for the S12, and 12 bytes for the S24 mode to control the entire 8*12 dot box. These two horizontally consecutive boxes have four combinations of luminance controlled by bits B0 – B3. For conven-

ience B2 should be made equal to B0 and B3 should be made equal to B1. This eliminates a screen placement problem which would cause other codes to change patterns when moved vertically on the screen. The illuminated boxes can be one of eight colors which are controlled by B4 – B6 (see Figure 18). The bytes needed to control all the boxes in the 8*12 dot box must be spaced 32 address spaces apart in the display RAM because of the addressing scheme originally used in the VDG and duplicated by the SAM. This means to place an alphanumeric character on the TV screen it requires 4, 6, or 12 bytes depending on the mode used. These bytes are placed 32 memory locations apart in the display RAM (see Figure 18). This multiple byte format allows the mixing of character rows of different characters in the same 8*12 dot box creating new characters and symbols. It also allows overlining and underlining in eight colors by switching to semigraphics at the correct time.

These new modes optimize the memory versus screen density tradeoffs for RF performance on color TVs. This could make them the most versatile of all the modes depending on the users creativity and the software sophistication.



APPENDIX B
Memory Decode for "MAP TYPE = 1"








FIGURE 17 — DISPLAY MODES S8, S12, S24
Bit/Visible Dot Correlation




*** Characters will always remain in standard VDG positions.

FIGURE 19 — EXAMPLE of MC6809E, MC6883 and MC6847 COMPUTER



4



MC6847 Mode Control & Misc I/O connects here.

*This pin number on 8 different RAM chips is connected to this point.

FIGURE 20 — EQUIVALENT OF OSCILLATOR INPUT AND OUTPUT




FIGURE 21 — DA0 INPUT




FIGURE 22 — VClk INPUT/OUTPUT




FIGURE 23 — E AND Q OUTPUTS




FIGURE 24 — TYPICAL INPUT





FIGURE 25 — TYPICAL OUTPUT



4