

TYPES SN54LS322A, SN74LS322A 8-BIT SHIFT REGISTERS WITH SIGN EXTEND


D2411, OCTOBER 1977 - REVISED APRIL 1985

- Multiplexed Inputs/Outputs Provide Improved Bit Density
- 3-State Outputs Drive Bus Lines Directly
- Sign Extend Function
- Direct Overriding Clear


description

These low-power Schottky eight-bit shift registers feature multiplexed input/output data ports to achieve full eight-bit data handling in a single 20-pin package. Serial data may be entered into the shift-right register through either the D0 or the D1 input as selected by the data select input. A serial output (Q_H') is also provided to facilitate expansion. Synchronous parallel loading is accomplished by taking both the register enable and the S/\bar{P} inputs low. This places the three-state input/output ports in the data input mode. Data are entered on the low-to-high transition of the clock. The data extend function repeats the sign in the Q_A flip-flop during shifting. A direct overriding clear input clears the internal registers when taken low whether the outputs are enabled or off. The output enable does not interfere with synchronous operation of the register.

SN54LS322A ... J PACKAGE
SN74LS322A ... DW, J OR N PACKAGE
(TOP VIEW)



SN54LS322A ... FK PACKAGE
SN74LS322A ... FN PACKAGE
(TOP VIEW)



FUNCTION TABLE

OPERATION	INPUTS							INPUTS/OUTPUTS				OUTPUT Q_H'
	\bar{CLR}	REGISTER ENABLE \bar{G}	S/\bar{P}	SIGN EXTEND \bar{SE}	DATA SELECT DS	OUTPUT ENABLE \bar{OE}	CLK	A/ Q_A	B/ Q_B	C/ Q_C ... H/ Q_H	Q_H'	
Clear	L	H	X	X	X	L	X	L	L	L	L	L
	L	X	H	X	X	L	X	L	L	L	L	L
Hold	H	H	X	X	X	L	X	Q_{A0}	Q_{B0}	Q_{C0}	Q_{H0}	Q_{H0}
Shift Right	H	L	H	H	L	L	↑	D0	Q_{An}	Q_{Bn}	Q_{Gn}	Q_{Gn}
	H	L	H	H	H	L	↑	D1	Q_{An}	Q_{Bn}	Q_{Gn}	Q_{Gn}
Sign Extend	H	L	H	L	X	L	↑	Q_{An}	Q_{An}	Q_{Bn}	Q_{Gn}	Q_{Gn}
Load	H	L	L	X	X	X	↑	a	b	c	h	h

When the output enable is high, the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected. If both the register enable input and the S/\bar{P} input are low while the clear input is low, the register is cleared while the eight input/output terminals are disabled to the high-impedance state.

H = high level (steady state)

L = low level (steady state)

X = irrelevant (any input, including transitions)

↑ = transition from low to high level

$Q_{A0} \dots Q_{H0}$ = the level of Q_A through Q_H , respectively, before the indicated steady-state conditions were established

$Q_{An} \dots Q_{Hn}$ = the level of Q_A through Q_H , respectively, before the most recent ↑ transition of the clock

D0, D1 = the level of steady-state inputs at inputs D0 and D1 respectively

a ... h = the level of steady-state inputs at inputs A through H respectively

PRODUCTION DATA
This document contains information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 225012 • DALLAS, TEXAS 75265


3

TTL DEVICES

3-969

TYPES SN54LS322A, SN74LS322A
8-BIT SHIFT REGISTERS WITH SIGN EXTEND


logic diagram (positive logic)




Pin numbers shown on logic notation are for DW, J or N packages.

TYPES SN54LS322A, SN74LS322A 8-BIT SHIFT REGISTERS WITH SIGN EXTEND

logic symbol



schematics of inputs and outputs



TYPES SN54LS322A, SN74LS322A
8-BIT SHIFT REGISTERS WITH SIGN EXTEND

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (see Note 1)	7 V
Input voltage	7 V
Off-state output voltage	7 V
Operating free-air temperature range: SN54LS322A	-55°C to 125°C
SN74LS322A	0°C to 70°C
Storage temperature	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN54LS322A			SN74LS322A			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage	0.7			0.8			V
I_{OH}	High-level output current	Q_A thru Q_H		-1	-2.6		mA	
		Q_H'		-0.4	-0.4			
I_{OL}	Low-level output current	Q_A thru Q_H		12	24		mA	
		Q_H'		4	8			
f_{clock}	Clock frequency	0	20		0	20		MHz
$t_{w(clock)}$	Width of clock pulse	Clock high		30	30		ns	
		Clock low		10	10			
$t_{w(clear)}$	Clear low	20		20		ns		
t_{su}	Setup time	Data select		10†	10†		ns	
		High-level data [◇]		20†	20†			
		Low-level data [◇]		20†	20†			
		Clear inactive-state		20†	20†			
		Register enable high		35	35			
t_h	Hold time	Data select		10†	10†		ns	
		Data [◇]		2.0†	2.0†			
		Register enable high or low		0	0			
T_A	Operating free-air temperature	-55	125		0	70		°C

[◇]Data includes the two serial inputs and the eight input/output data lines.

[†]The arrow indicates that the rising edge of the clock pulse is used for reference.

TYPES SN54LS322A, SN74LS322A 8-BIT SHIFT REGISTERS WITH SIGN EXTEND

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS322A		SN74LS322A		UNIT		
		MIN	TYP‡	MAX	MIN		TYP‡	MAX
V _{IK}	V _{CC} = MIN, I _I = -18 mA	-1.5		-1.5		V		
V _{OH}	Q _A thru Q _H	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = MAX, I _{OH} = MAX	2.4	3.2	2.4	3.1	V	
	Q _H '		2.5	3.4	2.7	3.4		
V _{OL}	Q _A thru Q _H	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = MAX	I _{OL} = 12 mA	0.25	0.4	0.25	0.4	V
			I _{OL} = 24 mA			0.35	0.5	
	I _{OL} = 4 mA		0.25	0.4	0.25	0.4		
	I _{OL} = 8 mA				0.35	0.5		
I _{OZH}	Q _A thru Q _H	V _{CC} = MAX, V _{IH} = 2 V, V _O = 2.7 V	40		40		μA	
I _{OZL}	Q _A thru Q _H	V _{CC} = MAX, V _{IH} = 2 V, V _O = 0.4 V	-0.4		-0.4		mA	
I _I	A thru H	V _{CC} = MAX	V _I = 5.5 V	0.1		0.1		mA
	Data select		V _I = 7 V	0.2		0.2		
	Sign extend		V _I = 7 V	0.3		0.3		
	Any other		V _I = 7 V	0.1		0.1		
I _{IH}	A thru H, DS	V _{CC} = MAX, V _I = 2.7 V	40		40		μA	
	Sign extend		60		60			
	Any other		20		20			
I _{IL}	Data select	V _{CC} = MAX, V _I = 0.4 V	-0.8		-0.8		mA	
	Sign extend		-1.2		-1.2			
	Any other		-0.4		-0.4			
I _{OS} §	Q _A thru Q _H	V _{CC} = MAX	-30	-130	-30	-130	mA	
	Q _H '		-20	-100	-20	-100		
I _{CC}		V _{CC} = MAX	35	60	35	60	mA	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}			See Note 2	20	35		MHz
t _{PLH}	CLK	Q _H '	R _L = 2 kΩ, C _L = 15 pF, See Note 2	22		33	ns
t _{PHL}				26		35	
t _{PHL}	CLR	Q _H '		27		35	ns
t _{PLH}	CLK	Q _A thru Q _H	R _L = 665 Ω, C _L = 45 pF, See Note 2	16		25	ns
t _{PHL}				22		33	
t _{PHL}	CLR	Q _A thru Q _H		22		35	ns
t _{PZH}	G	Q _A thru Q _H	R _L = 665 Ω, C _L = 5 pF, See Note 2	15		35	ns
t _{PZL}				15		35	
t _{PHZ}	G	Q _A thru Q _H		15		25	ns
t _{PLZ}				15		25	

¶ f_{max} ≡ maximum clock frequency

t_{PZL} ≡ output enable time to low level

t_{PLH} ≡ propagation delay time, low-to-high-level output

t_{PHZ} ≡ output disable time from high level

t_{PHL} ≡ propagation delay time, high-to-low-level output

t_{PLZ} ≡ output disable time from low level

t_{PZH} ≡ output enable time to high level

NOTE 2: For testing f_{max}, all outputs are loaded simultaneously, each with C_L and R_L as specified for the propagation times. See General Information Section for load circuits and voltage waveforms.

3

TTL DEVICES