




## 8205 HIGH SPEED 1 OUT OF 8 BINARY DECODER


- I/O Port or Memory Selector
- Simple Expansion — Enable Inputs
- High Speed Schottky Bipolar Technology — 18ns Max. Delay
- Directly Compatible with TTL Logic Circuits
- Low Input Load Current — .25 mA max., 1/6 Standard TTL Input Load
- Minimum Line Reflection — Low Voltage Diode Input Clamp
- Outputs Sink 10 mA min.
- 16-Pin Dual-In-Line Ceramic or Plastic Package

The Intel® 8205 decoder can be used for expansion of systems which utilize input ports, output ports, and memory components with active low chip select input. When the 8205 is enabled, one of its 8 outputs goes "low," thus a single row of a memory system is selected. The 3-chip enable inputs on the 8205 allow easy system expansion. For very large systems, 8205 decoders can be cascaded such that each decoder can drive 8 other decoders for arbitrary memory expansions.

The 8205 is packaged in a standard 16-pin dual in-line package, and its performance is specified over the temperature range of 0°C to +75°C, ambient. The use of Schottky barrier diode clamped transistors to obtain fast switching speeds results in higher performance than equivalent devices made with a gold diffusion process.



ADDRESS			ENABLE			OUTPUTS							
A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	E <sub>1</sub>	E <sub>2</sub>	E <sub>3</sub>	0	1	2	3	4	5	6	7
L	L	L	L	L	H	L	H	H	H	H	H	H	H
H	L	L	L	L	H	H	L	H	H	H	H	H	H
L	H	L	L	L	H	H	H	L	H	H	H	H	H
H	H	L	L	L	H	H	H	H	L	H	H	H	H
L	L	H	L	L	H	H	H	H	H	L	H	H	H
H	L	H	L	L	H	H	H	H	H	H	L	H	H
L	H	H	L	L	H	H	H	H	H	H	H	L	H
H	H	H	L	L	H	H	H	H	H	H	H	H	L
X	X	X	L	L	L	H	H	H	H	H	H	H	H
X	X	X	H	L	L	H	H	H	H	H	H	H	H
X	X	X	L	H	L	H	H	H	H	H	H	H	H
X	X	X	H	H	L	H	H	H	H	H	H	H	H
X	X	X	H	L	H	H	H	H	H	H	H	H	H
X	X	X	L	H	H	H	H	H	H	H	H	H	H
X	X	X	H	H	H	H	H	H	H	H	H	H	H



A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub>	ADDRESS INPUTS
E <sub>1</sub> , E <sub>2</sub> , E <sub>3</sub>	ENABLE INPUTS
O <sub>0</sub> , O <sub>1</sub> , O <sub>2</sub> , O <sub>3</sub> , O <sub>4</sub> , O <sub>5</sub> , O <sub>6</sub> , O <sub>7</sub>	DECODED OUTPUTS

Figure 1. Logic Symbol

Figure 2. Pin Configuration

## FUNCTIONAL DESCRIPTION

### Decoder

The 8205 contains a one out of eight binary decoder. It accepts a three bit binary code and by gating this input, creates an exclusive output that represents the value of the input code.

For example, if a binary code of 101 was present on the A0, A1 and A2 address input lines, and the device was enabled, an active low signal would appear on the  $\overline{O_5}$  output line. Note that all of the other output pins are sitting at a logic high, thus the decoded output is said to be exclusive. The decoders outputs will follow the truth table shown below in the same manner for all other input variations.

### Enable Gate

When using a decoder it is often necessary to gate the outputs with timing or enabling signals so that the exclusive output of the decoded value is synchronous with the overall system.

The 8205 has a built-in function for such gating. The three enable inputs ( $\overline{E_1}$ ,  $\overline{E_2}$ , E3) are ANDed together and create a single enable signal for the decoder. The combination of both active "high" and active "low" device enable inputs provides the designer with a powerfully flexible gating function to help reduce package count in his system.




Figure 3. Enable Gate

ADDRESS			ENABLE			OUTPUTS							
A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	$\overline{E_1}$	$\overline{E_2}$	E <sub>3</sub>	0	1	2	3	4	5	6	7
L	L	L	L	L	H	L	H	H	H	H	H	H	H
H	L	L	L	L	H	H	L	H	H	H	H	H	H
L	H	L	L	L	H	H	H	L	H	H	H	H	H
H	H	L	L	L	H	H	H	H	L	H	H	H	H
L	L	H	L	L	H	H	H	H	H	L	H	H	H
H	L	H	L	L	H	H	H	H	H	H	L	H	H
L	H	H	L	L	H	H	H	H	H	H	H	L	H
H	H	H	L	L	H	H	H	H	H	H	H	H	L
X	X	X	L	L	L	H	H	H	H	H	H	H	H
X	X	X	H	L	L	H	H	H	H	H	H	H	H
X	X	X	L	H	L	H	H	H	H	H	H	H	H
X	X	X	H	H	L	H	H	H	H	H	H	H	H
X	X	X	H	L	H	H	H	H	H	H	H	H	H
X	X	X	L	H	H	H	H	H	H	H	H	H	H
X	X	X	H	H	H	H	H	H	H	H	H	H	H

## Applications of the 8205

The 8205 can be used in a wide variety of applications in microcomputer systems. I/O ports can be decoded from the address bus, chip select signals can be generated to select memory devices and the type of machine state such as in 8008 systems can be derived from a simple decoding of the state lines (S0, S1, S2) of the 8008 CPU.

### I/O PORT DECODER

Shown in the figure below is a typical application of the 8205. Address input lines are decoded by a group of 8205s (3). Each input has a binary weight. For example, A0 is assigned a value of 1 and is the LSB; A4 is assigned a value of 16 and is the MSB. By connecting them to the decoders as shown, an active low signal that is exclusive in nature and represents the value of the input address lines, is available at the outputs of the 8205s.

This circuit can be used to generate enable signals for I/O ports or any other decoder related application.

Note that no external gating is required to decode up to 24 exclusive devices and that a simple addition of an inverter or two will allow expansion to even larger decoder networks.

### CHIP SELECT DECODER

Using a very similar circuit to the I/O port decoder, an ar-




Figure 4. I/O Port Decoder

ray of 8205s can be used to create a simple interface to a 24K memory system.

The memory devices used can be either ROM or RAM and are 1K in storage capacity. 2708s and 2114As are devices typically used for this application. This type of memory device has ten (10) address inputs and an active "low" chip select ( $\overline{CS}$ ). The lower order address bits A0-A9 which come from the microprocessor are "bussed" to all memory elements and the chip select to enable a specific device or group of devices comes from the array of 8205s. The output of the 8205 is active low so it is directly compatible with the memory components.

Basic operation is that the CPU issues an address to identify a specific memory location in which it wishes to "write" or "read" data. The most significant address bits A10-A14 are decoded by the array of 8205s and an exclusive, active low, chip select is generated that enables a specific memory device. The least significant address bits A0-A9 identify a specific location within the selected device. Thus, all addresses throughout the entire memory array are exclusive in nature and are non-redundant.

This technique can be expanded almost indefinitely to support even larger systems with the addition of a few inverters and an extra decoder (8205).




Figure 5. 24K Memory Interface

# ABSOLUTE MAXIMUM RATINGS\*

Temperature Under Bias:

Ceramic ..... -65°C to +125°C

Plastic ..... -65°C to +75°C

Storage Temperature ..... -65°C to +160°C

All Output or Supply Voltages ..... -0.5 to +7 Volts

All Input Voltages ..... -1.0 to +5.5 Volts

Output Currents ..... 125 mA

*\*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

## D.C. CHARACTERISTICS (T<sub>A</sub> = 0°C to +75°C, V<sub>CC</sub> = 5V ±5%)


SYMBOL	PARAMETER	LIMIT		UNIT	TEST CONDITIONS
		MIN.	MAX.		
I <sub>F</sub>	INPUT LOAD CURRENT		-0.25	mA	V <sub>CC</sub> = 5.25V, V <sub>F</sub> = 0.45V
I <sub>R</sub>	INPUT LEAKAGE CURRENT		10	μA	V <sub>CC</sub> = 5.25V, V <sub>R</sub> = 5.25V
V <sub>C</sub>	INPUT FORWARD CLAMP VOLTAGE		-1.0	V	V <sub>CC</sub> = 4.75V, I <sub>C</sub> = -5.0 mA
V <sub>OL</sub>	OUTPUT "LOW" VOLTAGE		0.45	V	V <sub>CC</sub> = 4.75V, I <sub>OL</sub> = 10.0 mA
V <sub>OH</sub>	OUTPUT HIGH VOLTAGE	2.4		V	V <sub>CC</sub> = 4.75V, I <sub>OH</sub> = -1.5 mA
V <sub>IL</sub>	INPUT "LOW" VOLTAGE		0.85	V	V <sub>CC</sub> = 5.0V
V <sub>IH</sub>	INPUT "HIGH" VOLTAGE	2.0		V	V <sub>CC</sub> = 5.0V
I <sub>SC</sub>	OUTPUT HIGH SHORT CIRCUIT CURRENT	-40	-120	mA	V <sub>CC</sub> = 5.0V, V <sub>OUT</sub> = 0V
V <sub>OX</sub>	OUTPUT "LOW" VOLTAGE @ HIGH CURRENT		0.8	V	V <sub>CC</sub> = 5.0V, I <sub>OX</sub> = 40 mA
I <sub>CC</sub>	POWER SUPPLY CURRENT		70	mA	V <sub>CC</sub> = 5.25V

## A.C. CHARACTERISTICS (T<sub>A</sub> = 0°C to +75°C, V<sub>CC</sub> = 5V ±5%; unless otherwise specified)


Symbol	Parameter	Max. Limit	Unit	Test Conditions
t <sub>++</sub>	ADDRESS OR ENABLE TO OUTPUT DELAY	18	ns	
t <sub>-+</sub>		18	ns	
t <sub>+-</sub>		18	ns	
t <sub>--</sub>		18	ns	
C <sub>IN</sub> <sup>(1)</sup>	INPUT CAPACITANCE	P8205 4(typ.)	pF	f = 1 MHz, V <sub>CC</sub> = 0V V <sub>BIAS</sub> = 2.0V, T <sub>A</sub> = 25°C
		C8205 5(typ.)	pF	

1. This parameter is periodically sampled and is not 100% tested.

## TYPICAL CHARACTERISTICS



# TYPICAL CHARACTERISTICS (Continued)




## SWITCHING CHARACTERISTICS

### CONDITIONS OF TEST:

- Input pulse amplitudes: 2.5V
- Input rise and fall times: 5 nsec between 1V and 2V
- Measurements are made at 1.5V

### TEST LOAD



## WAVEFORMS

