

TYPES SN54LS681, SN74LS681 4-BIT PARALLEL BINARY ACCUMULATORS

D2422, JANUARY 1981—REVISED APRIL 1985

- Full 4-Bit Binary Accumulator in a Single 20-Pin Package
- Contains Two Synchronous Registers:
 Word A
 Word B Shift/Accumulator
- 16 Arithmetic Operations Including
 B Minus A and A Minus B
- 16 Logic-Mode Operations
- Expandable to Handle N-Bit Words
 with Full Carry Look-Ahead
- Bus Driving I/O Ports

description

These low-power Schottky IC's integrate a high-speed arithmetic logic unit (ALU) complete with word A and word B registers on a single chip. The ALU performs 16 arithmetic and 16 logic functions (see Tables 1 and 2). Full carry look-ahead is provided for fast carry of four-bit words. The carry input (C_n) and propagate and generate outputs (P and G) are provided for direct use with SN54S182/SN74S182 carry look-ahead generators for optimum performance with longer words.


The A and B registers are controlled by three inputs (RS0, RS1, and RS2). These pins define eight distinct register modes (see Table 3). The A register is a simple storage register while the B register is a combination storage/shift/accumulator register. The contents of the A and B registers provide the A and B words for the ALU.

Four I/O ports (I/O 0 thru I/O 3) are provided for parallel loading of word A and/or word B into their respective registers. These same ports also serve as bus driving outputs for the ALU/accumulator results (Fj). Two additional I/O ports (RI/LO and LI/RO) are provided to allow expansion of the accumulator for words greater than four bits in length.


The A or B register can be parallel loaded from the four I/O ports. The B register can also be parallel loaded from the ALU as an accumulator register and in addition, the B register can be serially loaded from either the RI/LO or the LI/RO ports.

The SN54LS681 is characterized for operation over the full military temperature range from -55°C to 125°C . The SN74LS681 is characterized for operation from 0°C to 70°C .

SN54LS681 . . . J PACKAGE
SN74LS681 . . . DW, J OR N PACKAGE
(TOP VIEW)



SN54LS681 . . . FK PACKAGE
SN74LS681 . . . FN PACKAGE
(TOP VIEW)




PRODUCTION DATA

This document contains information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS
INSTRUMENTS
POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

TYPES SN54LS681, SN74LS681 4-BIT PARALLEL BINARY ACCUMULATORS


functional block diagram



3

TTL DEVICES

schematics of inputs and outputs



TYPES SN54LS681, SN74LS681 4-BIT PARALLEL BINARY ACCUMULATORS

FUNCTION TABLES

TABLE 1 – ARITHMETIC FUNCTIONS

Mode Control (M) = Low

ALU SELECTION			ACTIVE-HIGH DATA							
AS2	AS1	AS0	C _n = H (with carry)				C _n = L (no carry)			
L	L	L	F _j = L				F _j = H			
L	L	H	F = B MINUS A				F = B MINUS A MINUS 1			
L	H	L	F = A MINUS B				F = A MINUS B MINUS 1			
L	H	H	F = A PLUS B PLUS 1				F = A PLUS B			
H	L	L	F = B PLUS 1				F _j = B _j			
H	L	H	F = \bar{B} PLUS 1				F _j = \bar{B}_j			
H	H	L	F = A PLUS 1				F _j = A _j			
H	H	H	F = \bar{A} PLUS 1				F _j = \bar{A}_j			

TABLE 2 – LOGIC FUNCTIONS

Mode Control (M) = High

ALU SELECTION			ACTIVE-HIGH DATA							
AS2	AS1	AS0	C _n = H (with carry)				C _n = L (no carry)			
L	L	L	F ₀ = H, F ₁ = F ₂ = F ₃ = L				F _j = L			
L	L	H	F _j = A _j \oplus B _j PLUS 1				F _j = A _j \oplus B _j			
L	H	L	F _j = A _j \oplus B _j PLUS 1				F _j = A _j \oplus B _j			
L	H	H	F _j = L				F _j = H			
H	L	L	F _j = A _j B _j PLUS 1				F _j = A _j B _j			
H	L	H	F _j = A _j + B _j PLUS 1				F _j = A _j + B _j			
H	H	L	F _j = A _j B _j PLUS 1				F _j = A _j B _j			
H	H	H	F _j = A _j + B _j PLUS 1				F _j = A _j + B _j			

TABLE 3 – REGISTER FUNCTIONS

FUNCTION	INPUTS BEFORE L TO H CLOCK TRANSITION								INTERNAL OUTPUTS AFTER L TO H CLOCK TRANSITION								ALU							
	REGISTER SELECTION			DATA INPUTS					A REGISTER				B SHIFT REGISTER				ALU							
	RS2	RS1	RS0	LI/RO	I/O 3	I/O 2	I/O 1	I/O 0	RI/LO	QA3	QA2	QA1	QA0	LI/RO	QB3	QB2	QB1	QB0	RI/LO	F3	F2	F1	F0	
ACCUM	L	L	L	Z	F3	F2	F1	F0	Z	QA3 ₀	QA2 ₀	QA1 ₀	QA0 ₀	Z	F3 _n	F2 _n	F1 _n	F0 _n	Z	F3	F2	F1	F0	
LOAD B	L	L	H	Z	b3	b2	b1	b0	Z	QA3 ₀	QA2 ₀	QA1 ₀	QA0 ₀	Z	b3	b2	b1	b0	Z	Z	Z	Z	Z	
LEFT SHIFT LOGICAL	L	H	L	ii	F3	F2	F1	F0	QB0	QA3 ₀	QA2 ₀	QA1 ₀	QA0 ₀	ii	ii	QB3 _n	QB2 _n	QB1 _n	QB0 _n	F3	F2	F1	F0	
LEFT SHIFT ARITH	L	H	H	ii	F3	F2	F1	F0	QB0	QA3 ₀	QA2 ₀	QA1 ₀	QA0 ₀	ii	QB3 _n	ii	QB2 _n	QB1 _n	QB0 _n	F3	F2	F1	F0	
RIGHT SHIFT LOGICAL	H	L	L	QB3	F3	F2	F1	F0	ri	QA3 ₀	QA2 ₀	QA1 ₀	QA0 ₀	QB2 _n	QB2 _n	QB1 _n	QB0 _n	ri	ri	F3	F2	F1	F0	
RIGHT SHIFT ARITH	H	L	H	QB2	F3	F2	F1	F0	ri	QA3 ₀	QA2 ₀	QA1 ₀	QA0 ₀	QB1 _n	QB3 _n	QB1 _n	QB0 _n	ri	ri	F3	F2	F1	F0	
HOLD	H	H	L	Z	F3	F2	F1	F0	Z	QA3 ₀	QA2 ₀	QA1 ₀	QA0 ₀	Z	QB3 ₀	QB2 ₀	QB1 ₀	QB0 ₀	Z	F3 ₀	F2 ₀	F1 ₀	F0 ₀	
LOAD A	H	H	H	Z	a3	a2	a1	a0	Z	a3	a2	a1	a0	Z	QB3 ₀	QB2 ₀	QB1 ₀	QB0 ₀	Z	Z	Z	Z	Z	

H = high level (steady state)

L = low level (steady state)

Z = high impedance (output off)

a0 . . . a3, b0 . . . b3 = the level of steady - state condition at I/O 0 thru I/O 3, respectively and intended as A or B input data

F0 . . . F3 = internal ALU results


QA0₀ . . . QB0₀, F0₀ . . . F3₀ = the level of QA0 thru QB3 and F0 thru F3, respectively, before the indicated steady-state input conditions were established

QA0_n . . . QB3_n = the level of QA0 thru QB3 before the most recent ↑ transition of the clock

ri, ii = the level of steady-state conditions at RI/LO or LI/RO, respectively

TYPES SN54LS681, SN74LS681 4-BIT PARALLEL BINARY ACCUMULATORS

logic symbol



Pin numbers shown on logic notation are for DW, J or N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

NOTE 1: Voltage values are with respect to the network ground terminal.

TYPES SN54LS681, SN74LS681
4-BIT PARALLEL BINARY ACCUMULATORS

recommended operating conditions

			SN54LS681			SN74LS681			UNIT		
			MIN	NOM	MAX	MIN	NOM	MAX			
Supply voltage, V_{CC}			4.5	5	5.5	4.75	5	5.25	V		
High-level output current, I_{OH}	LI/RO, I/O, RI/LO			-1		-2.6		-2.6	mA		
	$\bar{P}, \bar{G}, C_{n+4}$			-0.4		-0.4		-0.4	mA		
Low-level output current, I_{OL}	I/O			12		24					
	$C_{n+4}, LI/RO, RI/LO$			4		8					
	\bar{P}			8		8					
	\bar{G}			16		16					
Clock frequency, f_{clock}			0	20	0	20		MHz			
Width of clock pulse, $t_{W(clock)}$			25		25			ns			
Setup time, t_{su}	RS0-RS2 to CLK↑		30		30				ns		
	Data I/O to CLK↑		25		25				ns		
Hold time, t_h			0		0			ns			
Operating free-air temperature, T_A			-55	125	0	0	70		°C		

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	SN54LS681			SN74LS681			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V_{IH} High-level input voltage		2		2	2		2	V
V_{IL} Low-level input voltage	C_n		0.7		0.7		0.7	V
	All others		0.7		0.7		0.8	
V_{IK} Input clamp voltage	$V_{CC}=\text{MIN}$, $I_I=-18 \text{ mA}$		-1.5		-1.5		-1.5	V
V_{OH} High-level output voltage	All I/O	$V_{CC}=\text{MIN}$, $V_{IH}=2 \text{ V}$, $V_{IL}=V_{IL} \text{ max}$	2.4	3.1	2.4	3.2		
	$\bar{P}, \bar{G}, C_{n+4}$	$I_{OH}=\text{MAX}$	2.5	3.4	2.7	3.4		V
V_{OL} Low-level output voltage	I/O	$V_{CC}=\text{MAX}$, $V_{IH}=2 \text{ V}$, $V_{IL}=V_{IL} \text{ max}$	$I_{OL}=12 \text{ mA}$	0.25	0.4	0.25	0.4	
	$LI/RO, RI/LO, C_{n+4}$		$I_{OL}=24 \text{ mA}$			0.35	0.5	
	\bar{P}		$I_{OL}=4 \text{ mA}$	0.25	0.4	0.25	0.4	
			$I_{OL}=8 \text{ mA}$			0.35	0.5	
			$I_{OL}=8 \text{ mA}$	0.35	0.5	0.35	0.5	
	\bar{G}		$I_{OL}=16 \text{ mA}$	0.35	0.5	0.35	0.5	
I_{OZH} Off-state output current, high-level voltage applied	I/O, $LI/RO, RI/LO$	$V_{CC}=\text{MAX}$, $V_{IH}=2 \text{ V}$, $V_{IL}=V_{IL} \text{ max}$, $V_O=2.7 \text{ V}$		40		40		μA
I_{OZL} Off-state output current, low-level voltage applied	I/O, LI/RO	$V_{CC}=\text{MAX}$, $V_{IH}=2 \text{ V}$, $V_{IL}=V_{IL} \text{ max}$, $V_O=0.4 \text{ V}$		-0.8		-0.8		
	RI/LO			-0.4		-0.4		mA
I_I Input current at maximum input voltage	All I/O	$V_{CC}=\text{MAX}$, $V_I=5.5 \text{ V}$		0.1		0.1		
	C_n			0.5		0.5		mA
	All others			0.1		0.1		
I_{IH} High-level input current	C_n	$V_{CC}=\text{MAX}$, $V_I=2.7 \text{ V}$		100		100		μA
	All I/O			40		40		
	All others			20		20		
I_{IL} Low-level input current	C_n	$V_{CC}=\text{MAX}$, $V_I=0.4 \text{ V}$		-4		-4		
	$LI/RO, RI/LO$			-0.8		-0.8		mA
	CLK			-0.2		-0.2		
	All others			-0.4		-0.4		
I_{OS} Short-circuit output current [§]	I/O	$V_{CC}=\text{MAX}$		-30	-130	-30	-130	
	$LI/RO, RI/LO, \bar{P}, \bar{G}, C_{n+4}$			-20	-100	-20	-100	mA
I_{CC} Supply current		$V_{CC}=\text{MAX}$, R _{SO} at 4.5 V, All other I/O at 0 V		100	150	100	150	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operations.

[‡]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

[§]Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

TYPES SN54LS681, SN74LS681 4-BIT PARALLEL BINARY ACCUMULATORS

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER ¹	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS			MIN	TYP	MAX	UNIT
			$R_L = 667 \Omega$	$C_L = 45 \text{ pF}$	$R_L = 2 \text{ k}\Omega$				
t_{PLH}	CLOCK↑	\bar{P}	$R_L = 667 \Omega$	$C_L = 45 \text{ pF}$	$R_L = 2 \text{ k}\Omega$	25	40	ns	
t_{PHL}		\bar{G}				30	45		
t_{PLH}		I/O				26	40		
t_{PHL}		C_n+4				27	40		
t_{PLH}		LI/R0				27	40		
t_{PHL}		RI/L0				29	40		
t_{PLH}	AS0-AS2	\bar{P}	$R_L = 667 \Omega$	$C_L = 45 \text{ pF}$	$R_L = 2 \text{ k}\Omega$	36	55	ns	
t_{PHL}		\bar{G}				34	50		
t_{PLH}		I/O				25	40		
t_{PHL}		C_n+4				23	35		
t_{PLH}		LI/R0				19	30		
t_{PHL}		RI/L0				17	30		
t_{PLH}	C_n	\bar{P}	$R_L = 667 \Omega$	$C_L = 45 \text{ pF}$	$R_L = 2 \text{ k}\Omega$	39	55	ns	
t_{PHL}		\bar{G}				34	50		
t_{PLH}		I/O				27	35		
t_{PHL}		C_n+4				28	35		
t_{PLH}		LI/R0				31	45		
t_{PHL}		RI/L0				29	45		
t_{PLH}	MODE	\bar{P}	$R_L = 667 \Omega$	$C_L = 45 \text{ pF}$	$R_L = 2 \text{ k}\Omega$	20	30	ns	
t_{PHL}		\bar{G}				17	35		
t_{PLH}		I/O				13	20		
t_{PHL}		C_n+4				28	40		
t_{PLH}		LI/R0				29	40		
t_{PHL}		RI/L0				21	30		
t_{PLH}	RS0-RS2	\bar{P}	$R_L = 667 \Omega$	$C_L = 45 \text{ pF}$	$R_L = 2 \text{ k}\Omega$	30	45	ns	
t_{PHL}		\bar{G}				28	40		
t_{PLH}		I/O				23	30		
t_{PHL}		C_n+4				30	45		
t_{PLH}		LI/R0				28	40		
t_{PHL}		RI/L0				40	60		
t_{PLH}		\bar{P}	$R_L = 667 \Omega$	$C_L = 45 \text{ pF}$	$R_L = 2 \text{ k}\Omega$	37	50	ns	
t_{PHL}		\bar{G}				28	45		
t_{PLH}		I/O				35	65		
t_{PHL}		C_n+4				39	65		
t_{PLH}		LI/R0				25	40		
t_{PHL}		RI/L0				22	40		
t_{PLH}		\bar{P}	$R_L = 667 \Omega$	$C_L = 45 \text{ pF}$	$R_L = 2 \text{ k}\Omega$	21	40	ns	
t_{PHL}		\bar{G}				34	60		
t_{PLH}		I/O				22	40		
t_{PHL}		C_n+4				24	40		
t_{PLH}		LI/R0				11	30		
t_{PHL}		RI/L0				16	40		

¹ t_{PLH} = Propagation delay time, low-to-high-level input

t_{PHL} = Propagation delay time, high-to-low-level input

t_{PLZ} = Output enable time to low level

t_{PZH} = Output enable time to high level

t_{PLZ} = Output disable time from low level

t_{PHZ} = Output disable time from high level

NOTE 2: See General Information Section for load circuits and voltage waveforms.