

256-Kbit serial I²C bus EEPROM with configurable and preprogrammed device address




TSSOP8

(169 mil width)



SO8N

(150 mil width)




UFDFPN8 (DFN8)

(2 x 3 mm)



UFDFPN5 (DFN5)

(1.7 x 1.4 mm)



Unsaun wafer

Product label



Product status

M24256E-F

Features

I²C interface

- Compatible with the following I²C bus modes:
 - 1 MHz (Fast-mode Plus)
 - 400 kHz (Fast-mode)
 - 100 kHz (Standard-mode)

Memory

- 256-Kbit (32-Kbyte) of EEPROM
- Page size: 64-byte
- Additional 64-byte identification page

Supply voltage

- Wide voltage range: 1.6 V to 5.5 V

Temperature

- Operating temperature range: -40 °C to +85 °C

Fast write cycle time

- Byte and page write within 5 ms (typically 3.2 ms)

Performance

- Enhanced ESD/latch-up protection
- More than 4 million write cycles
- More than 200-year data retention
- Fast wake-up time (less than 5 μs)

Ultralow power current consumption

- 310 nA (typical) in standby mode
- 100 μA (typical) for read current
- 150 μA (typical) for write current

Advanced features

- Configurable device address register
- Preprogrammed device address
- Hardware write protection of the whole memory array
- Random and sequential read modes

Package

- SO8N, TSSOP8, UFDFPN8, and UFDFPN5 (ECOPACK2)
- Unsaun wafer (each die is tested)

1 Description


The M24256E-F is a 256-Kbit I²C-compatible EEPROM (electrically erasable programmable memory) organized as 32 K x 8 bits. It can operate with a supply voltage from 1.65 V to 5.5 V with a clock frequency up to 1 MHz, over an ambient temperature ranging from -40 °C to +85 °C. It can also operate down to 1.6 V under some restricting conditions.

The device offers an additional 8-bit register, called the configurable device address (CDA) register. This page authorizes the user, through software, to configure up to eight possible chip enable address.

The device also offers an additional 64-byte page, called the identification page. This page can be used to store sensitive application parameters, which can later be permanently locked in read-only mode.

On demand, the EEPROM can be delivered with a preprogrammed and locked device address.

Figure 1. Logic diagram



DT76007V1


Table 1. Signal names

Signal name	Function	Direction
SDA	Serial data	I/O
SCL	Serial clock	Input
V _{CC}	Supply voltage	-
V _{SS}	Ground	-
\overline{WC}	Write control	Input

Figure 2. 5-pin package connection



Figure 3. 8-pin package connections, top view



1. NC: Not connected.
2. See Section 10: Package information for package dimensions and instruction on how to identify pin 1.

DT54532V1

2 Signal description

2.1 Serial clock (SCL)

SCL is an input. The signal applied on it is used to strobe the data available on SDA(in) and to output it on SDA(out).

2.2 Serial data (SDA)

SDA is an input/output used to transfer data in or out of the device. SDA(out) is an open-drain output that can be wired-AND with other open-drain or open-collector signals on the bus. A pull-up resistor must be connected from serial data (SDA) to V_{CC} (Figure 21 and Figure 22 indicate how to calculate the value of the pull-up resistor).

2.3 Write control (\overline{WC})

This input signal is useful for protecting the contents of the memory and the configurable device address register from inadvertent write operations. All write operations are disabled when the \overline{WC} is driven high. All write operations are enabled when the \overline{WC} is either driven low or left floating.

When it is driven high, device select and address bytes are acknowledged, data bytes are not acknowledged.

2.4 V_{SS} (ground)

V_{SS} is the reference for the V_{CC} supply voltage.

2.5 Supply voltage (V_{CC})

2.5.1 Operating supply voltage (V_{CC})

Before selecting the memory and issuing instructions to it, a valid and stable V_{CC} voltage within the specified [$V_{CC}(\min)$, $V_{CC}(\max)$] range must be applied (see operating conditions in Section 9: DC and AC parameters). To secure a stable DC supply voltage, it is recommended to decouple the V_{CC} line with a suitable capacitor (usually from 10 nF to 100 nF) close to the VCC/VSS package pins.

This voltage must remain stable and valid until the end of the transmission of the instruction and, for a write instruction, until the completion of the internal write cycle (t_W).

2.5.2 Power-up conditions

The V_{CC} voltage must rise continuously from 0 V up to the minimum V_{CC} operating voltage (see Table 9. Operating conditions).

Once the V_{CC} is greater than or equal to the minimum V_{CC} level, the controller must wait for at least t_{WU} before sending the first command to the device. See Table 15 for the value of the wake-up time parameter.

2.5.3 Device reset

To prevent inadvertent write operations during power-up, a power-on-reset (POR) circuit is included.

At power-up, the device does not respond to any instruction until V_{CC} has reached the internal reset threshold voltage. This threshold is lower than the minimum V_{CC} operating voltage (see operating conditions in Section 9: DC and AC parameters). When V_{CC} passes over the POR threshold, the device is reset and enters the standby power mode; the device must not be accessed until V_{CC} reaches a valid and stable DC voltage within the specified [$V_{CC}(\min)$, $V_{CC}(\max)$] range (see operating conditions in Section 9: DC and AC parameters).

Similarly, during power-down, when the V_{CC} decreases, the device must not be accessed once V_{CC} drops below $V_{CC}(\min)$. When V_{CC} drops below the power-on-reset threshold voltage, the device stops responding to any instruction sent to it.


2.5.4 Power-down conditions

During power-down, when the V_{CC} decreases down to 0 V, the device must be in the standby power mode. This mode is reached after decoding a stop condition, assuming that there is no internal write cycle in progress.

3 Memory organization

The memory is organized as shown in the following figure.

Figure 4. Block diagram



1. ID page and CDA register area.

4 Device features

4.1 Configurable device address register (CDA)

The CDA is an 8-bit register allowing the user to define a configurable device address (C2, C1, and C0), and includes a specific bit, named device address lock (DAL), to permanently freeze the configurable device address register. This register can be read and written by issuing the read or write configurable device address instruction. These instructions use the same protocol and format as the random address read or page write (from/into memory array) except for the following differences (refer to [Table 5](#), [Table 6](#), and [Table 7](#)):

- Device type identifier = 1011
- MSB address bits A15, A14, and A13 must be equal to 110
- MSB address bits from A12 to A8 are don't care
- LSB address bits from A7 to A0 are don't care

C2, C1, C0, and DAL are defining the chip enable address in the device select code and the device address lock. These bits can be written and reconfigured with a write command.

At power-up or after reprogramming, the device loads the last configuration of C2, C1, and C0, and DAL values. To prevent unwanted change of configurable device address bits, the M24256E-F proposes to protect the CDA register permanently freezing it in read-only mode. The update of the CDA register is disabled (read-only) when the DAL bit is set to 1 (DAL = 1).

In the same way, the update of the CDA register is enabled when the DAL bit is set to 0 (DAL = 0). Sending more than one byte during a write configurable device address command aborts the write cycle (CDA register content does not change).

- Note:*
- *Updating the DAL bit from 0 to 1 is an irreversible action: the C2, C1, and C0, and DAL bits cannot be updated anymore.*
 - *If the write control input (\overline{WC}) is driven high, or if the DAL bit is set to 1 the write configurable device address command is not executed, the accompanying data byte is not acknowledged, as shown in [Figure 9](#), and the write cycle does not start.*

The description of the configurable device address register is given in [Table 2](#).

Table 2. Configurable device address register

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
X ⁽¹⁾	X	X	X	C2	C1	C0	DAL

1. X = Don't care bits. Read as 0.

Note: The factory default value is 00000000.

For devices delivered with preprogrammed device address:

- The default value of C2, C1, and C0 are given in [Table 4. Preprogrammed device address](#).
- DAL is set to 1

Table 3. Configurable device address register description

Bit	Function
Bits b7 to b4	Reserved bits - Read as 0. (b7, b6, b5, b4) = (0, 0, 0, 0)
Bits b3 to b1	<p>C2, C1, C0: Configurable device address bits.</p> <p>b3, b2, b1 are used to configure up to eight possibilities of chip enable address:</p> <ul style="list-style-type: none"> (b3, b2, b1) = (0, 0, 0): the chip enable address is 000 (factory delivery value) (b3, b2, b1) = (0, 0, 1): the chip enable address is 001 (b3, b2, b1) = (0, 1, 0): the chip enable address is 010 (b3, b2, b1) = (0, 1, 1): the chip enable address is 011 (b3, b2, b1) = (1, 0, 0): the chip enable address is 100 (b3, b2, b1) = (1, 0, 1): the chip enable address is 101 (b3, b2, b1) = (1, 1, 0): the chip enable address is 110 (b3, b2, b1) = (1, 1, 1): the chip enable address is 111
Bit b0	<p>DAL: Device address lock bit.</p> <p>b0 locks the CDA register in read-only mode:</p> <ul style="list-style-type: none"> b0 = 0: bits b3, b2, b1, b0 can be modified b0 = 1: bits b3, b2, b1, b0 cannot be modified and therefore the CDA register is frozen <p>Note: Bits b3 to b0 can be updated (if b0 = 0) in the same write instruction. Setting b0 from 0 to 1 is an irreversible action.</p>

In the case of M24256E-F is delivered with the preprogrammed device address, the configurable device address register becomes locked at factory delivery and can only be read. The C2, C1, and C0 bits are set as specified in [Table 4. Preprogrammed device address](#), and the DAL bit is set to 1.

The corresponding commercial product number with the preprogrammed device address is given in [Table 4](#).

Table 4. Preprogrammed device address

Commercial product number ⁽¹⁾	Chip enable address bits			DAL bit	Availability
	C2	C1	C0		
M24256E-Fxx6T0	0	0	0	1	Yes
M24256E-Fxx6T1	0	0	1	1	Yes
M24256E-Fxx6T2	0	1	0	1	On demand
M24256E-Fxx6T3	0	1	1	1	On demand
M24256E-Fxx6T4	1	0	0	1	Yes
M24256E-Fxx6T5	1	0	1	1	On demand
M24256E-Fxx6T6	1	1	0	1	On demand
M24256E-Fxx6T7	1	1	1	1	On demand

1. 'xx' in the part number varies by package.

4.2 Identification page

The identification page (64 bytes) is an additional page, which can be read or written and can later permanently locked in read-only mode. It is read or written by issuing the read or write identification page instruction. These instructions use the same protocol and format as the random address read or page write (from/into a memory array) except for the following differences (refer to [Table 5](#), [Table 6](#), and [Table 7](#)):

- Device type identifier = 1011
- MSB address bits from A15 to A6 are don't care except for address bit A10 that must be 0
- LSB address bits from A5 to A0 define the byte address inside the identification page


If the identification page is locked, the data bytes transferred during the write identification page instruction are not acknowledged (NO ACK).

Note: The MSB address bits A15, A14, and A13 with the value 110 are only recognized and decoded only for CDA management.

5 Device operation

The device supports the I²C protocol summarized in Figure 5. Any device that sends data onto the bus is defined as a transmitter, and any device that reads the data is defined as a receiver. The device that controls the data transfer is known as the bus controller, and the other as the target device. A data transfer can only be initiated by the bus controller, which also provides the serial clock for synchronization. The device is always a target in all communications.

Figure 5. I²C bus protocol



5.1 Start condition

The start condition is identified by a falling edge of serial data (SDA) while the serial clock (SCL) is stable in the high state. This condition must precede any data transfer instruction. The device continuously monitors the SDA and SCL for a start signal, except during a write cycle.

5.2 Stop condition

The stop condition is identified by a rising edge of serial data (SDA) while the serial clock (SCL) is stable in the high state. This condition terminates communication between the device and the bus controller. A read instruction is terminated by NO ACK followed by a stop condition to force the device into the standby mode.

A stop condition at the end of a write instruction triggers the internal write cycle.

5.3 Data input

During data input, the device samples serial data (SDA) on the rising edge of the serial clock (SCL). For proper device operation, the SDA must be stable during the rising edge of the SCL, and the SDA signal must change only when the SCL is driven low.

5.4 Acknowledge bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter, whether a bus controller or target device, releases serial data (SDA) after sending eight bits of data. During the ninth clock pulse period, the receiver pulls the SDA low to acknowledge the receipt of the eight data bits.

5.5 Device addressing

To start communication between the bus controller and the target device, the bus controller must initiate a start condition. Following this, and unless the product is delivered with the preprogrammed device address, the bus controller sends the device select code and byte address as specified in Table 5, Table 6, and Table 7. When the device select code is received, the device responds only if the bits b3, b2, and b1 values match the values of the C2, C1, and C0 bits programmed in the configurable device address register.

If a match occurs, the corresponding device gives an acknowledgment on serial data (SDA) during the ninth bit time. If the device does not acknowledge the device select code, the device deselects itself from the bus, and goes into standby mode (therefore it does not acknowledge the device select code).

The eighth bit is the read/write bit (\overline{RW}). This bit is set to 1 for read and 0 for write operations.

Table 5. Device select code

Features	Device type identifier bits				Chip enable address bits ⁽¹⁾			\overline{RW}
	Bit 7 (MSB) ⁽²⁾	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
Memory	1	0	1	0	C2	C1	C0	\overline{RW}
Identification page	1	0	1	1	C2	C1	C0	\overline{RW}
Identification page lock	1	0	1	1	C2	C1	C0	\overline{RW}
Configurable device address	1	0	1	1	C2	C1	C0	\overline{RW}

1. C0, C1 and C2 are compared with the value read on bits b1, b2, and b3 of the CDA register.

2. The most significant bit, b7, is sent first.

Table 6. First byte address

Features	Bit 7 (MSB) ⁽¹⁾	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
Memory	X ⁽²⁾	A14	A13	A12	A11	A10	A9	A8
Identification page	X ⁽³⁾	X ⁽³⁾	X ⁽³⁾	X	X	0	X	X
Identification page lock	X ⁽³⁾	X ⁽³⁾	X ⁽³⁾	X	X	1	X	X
Configurable device address	1	1	0	X	X	X	X	X

1. The most significant bit, b7, is sent first.

2. X = Don't care bit.

3. For the identification page, do not use A15, A14 and A13 equal to 110.

Table 7. Second byte address

Features	Bit 7 (MSB) ⁽¹⁾	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
Memory	A7	A6	A5	A4	A3	A2	A1	A0
Identification page	X ⁽²⁾	X	A5	A4	A3	A2	A1	A0
Identification page lock	X	X	X	X	X	X	X	X
Configurable device address	X	X	X	X	X	X	X	X

1. The most significant bit, b7, is sent first.

2. X = Don't care bit

6 Instructions

6.1 Write operations on memory array

Following a start condition the bus controller sends a device select code with the R/W bit (\overline{RW}) set to 0. The device acknowledges this, as shown in [Figure 6](#), and waits for two address bytes. The device responds to each address byte with an acknowledge bit, and then waits for the data byte. See in [Table 5](#), [Table 6](#), and [Table 7](#) how to address the memory array.

When the bus controller generates a stop condition immediately after a data byte ACK bit (in the tenth bit time slot), either at the end of a byte write or a page write, the internal write cycle t_W is triggered. A stop condition at any other time slot does not trigger the internal write cycle.

After the stop condition and the successful completion of an internal write cycle (t_W), the device internal address counter is automatically incremented to point to the next byte after the last modified byte.


During the internal write cycle, serial data (SDA) is disabled internally, and the device does not respond to any requests.

If the write control input (\overline{WC}) is driven high, the write instruction is not executed and the accompanying data bytes are not acknowledged, as shown in [Figure 7](#).

6.1.1 Byte write

After the device select code and the address bytes, the bus controller sends one data byte. If the addressed location is write-protected, by write control \overline{WC} being driven high, the device replies with NO ACK, and the location is not modified, as shown in Figure 7. If, instead, the addressed location is not write-protected, the device replies with ACK. The bus controller terminates the transfer by generating a stop condition, as shown in Figure 6.

Figure 6. Write mode sequence with $\overline{WC} = 0$ (data write enabled)



DT01106dV2


6.1.2 Page write

The page write mode allows up to 64 bytes to be written in a single write cycle, provided they are all located in the same page in the memory. This means that the most significant memory address bits, from A14 to A6, are the same. If more bytes are sent than fit up to the end of the page, a roll-over occurs: the bytes exceeding the page end are written on the same page, from location 0.

The bus controller sends from 1 to 64 bytes of data, each of which is acknowledged by the device if the write control (\overline{WC}) is low. In the opposite case, when the addressed bytes are write-protected by the \overline{WC} pin (driven high), the contents of the addressed memory location are not modified, and each data byte is followed by a NO ACK, as shown in Figure 7. After each transferred byte, the internal page address counter is incremented.

The transfer is terminated by the bus controller generating a stop condition.

Figure 7. Write mode sequence $\overline{WC} = 1$ (data write inhibited)



6.2 Write operations on features

6.2.1 Write operation on CDA register

Write operations on the configurable device address register are performed according to the state of the device address lock bit (DAL) or the status of the \overline{WC} line.

If the configurable device address register is write protected by software with $DAL = 1$ or hard protected with \overline{WC} line driven high, the write operation on this register is not executed and the accompanying data byte is not acknowledged as shown in Figure 9.


Following a start condition the bus controller sends a device select code with the R/W bit (\overline{RW}) set to 0. The device acknowledges this, as shown in Figure 8, and waits for the address bytes where the register is located. The device responds to each address byte with an acknowledge bit, and then waits for the data byte. See in Table 5, Table 6, and Table 7 how to address the configurable device address register.

When the bus controller generates a stop condition immediately after the data byte ACK bit (in the tenth bit time slot), the internal write cycle t_W is triggered. A stop condition at any other time slot does not trigger the internal write cycle.

During the internal write cycle, serial data (SDA) is disabled internally, and the device does not respond to any requests (NO ACK).


If the three-bit C2, C1, and C0 have been reconfigured with a correct write command, the device acknowledges if the chip enable address of the device select code is equal to the new values of C2, C1, and C0, otherwise NO ACK. Sending more than one byte aborts the write cycle (configurable device address content does not change). Bits (C2, C1, C0, and DAL) can be updated ($DAL = 0$ to 1) in the same program instruction. For devices delivered with the preprogrammed device address, the configurable device address register is in read-only mode.

Figure 8. Write CDA register (data write enabled)



DT67285V1

Figure 9. Write CDA register (data write inhibited by software or hardware)



DT67286V1

6.2.2 Write operation on identification page

Following a start condition the bus controller sends a device select code with the R/W bit ($\overline{R/W}$) set to 0. The device acknowledges this, as shown in Figure 10, and waits for the address bytes where the identification page is located. The device responds to each address byte with an acknowledge bit, and then waits for the data byte. See in Table 5, Table 6, and Table 7 how to address the identification page.


When the bus controller generates a stop condition immediately after the data byte ACK bit (in the tenth bit time slot), the internal write cycle t_W is triggered. The device internal address counter is automatically incremented to point to the next byte after the last modified byte.

A stop condition at any other time slot does not trigger the internal write cycle.

During the internal write cycle, serial data (SDA) is disabled internally, and the device does not respond to any requests (NO ACK).


If the identification page is already locked or hard write protected with \overline{WC} line driven high, the write operation is not executed and the accompanying data bytes are not acknowledged as shown in Figure 11.

Figure 10. Write identification page (page unlocked)



DT73085V1

Figure 11. Write identification page (page locked or hard protected)



DT73086V1

6.2.3 Lock operation on identification page

The lock identification page instruction (lock ID) permanently locks the identification page in read-only mode.

Following a start condition the bus controller sends a device select code with the R/W bit (\overline{RW}) set to 0. The device acknowledges this, as shown in Figure 12, and waits for the address bytes where the identification page is located. The device responds to each address byte with an acknowledge bit, and then waits for a specific data byte value. See in Table 5, Table 6, and Table 7 how to address the identification page.


The data byte must be equal to the binary value xxxx xx1x, where x is don't care.

When the bus controller generates a stop condition immediately after the data byte ACK bit (in the tenth bit time slot), the internal write cycle t_{W} is triggered. A stop condition at any other time slot does not trigger the internal write cycle.

During the internal write cycle, serial data (SDA) is disabled internally, and the device does not respond to any requests (NO ACK).


If the identification page is already locked or hard write protected with \overline{WC} line driven high, the write operation is not executed and the accompanying data bytes are not acknowledged as shown in Figure 13.

Figure 12. Lock operation on identification page (unlocked or data write enabled)



DT67285V1

Figure 13. Lock operation on identification page (already locked or data write inhibited by hardware)



DT67286V1

6.2.4 Minimizing write delays by polling on ACK


During the internal write cycle, the device disconnects itself from the bus, and writes a copy of the data from its internal latches to the memory cells. The maximum write time (t_w) is shown in Table 15. AC characteristics, but the typical time is shorter. The bus controller can implement a polling sequence to utilize this feature. The polling sequence, as shown in Figure 14, is:

- Initial condition: a write cycle is in progress.
- Step 1: the bus controller issues a start condition followed by a device select code (the first byte of the new instruction).
- Step 2: if the device is busy with the internal write cycle, NO ACK is returned and the bus controller goes back to step 1. If the device has terminated the internal write cycle, it responds with an ACK, indicating that the device is ready to receive the second part of the instruction (the first byte of this instruction having been sent during step 1).

Note: In case of a write command to the configurable device address register, when C2, C1, and C0 are reconfigured, the device returns an ACK only if:

- The chip enable address of the device select code is equal to the new C2, C1, and C0 values.
- An internal write cycle is completed (the new C2, C1, and C0 values have been programmed in the chip enable register).

Figure 14. Write cycle polling flowchart using ACK



Note: The seven most significant bits of the device select code of a random read (bottom-right box in the Figure 14) must match those of the device select code of the write operation (polling instruction in the Figure 14).

6.2.5 ECC (error correction code) and write cycling

ECC is an internal logic function, transparent to the I²C communication protocol.

The ECC logic is implemented on each group of four bytes (located at addresses $[4*N, 4*N+1, 4*N+2, 4*N+3]$, where N is an integer). Within a group, if a single bit happens to be erroneous during a read operation, the ECC detects and replaces it with the correct value. The read reliability is therefore much improved.

Even if the ECC function is performed on groups of four bytes, a single byte can be written/cycled independently. In this case, the ECC function also writes/cycles the three other bytes located in the same group. As a consequence, the maximum cycling budget is defined at group level and the cycling can be distributed over the four bytes of the group: the sum of the cycles seen by byte 0, byte 1, byte 2 and byte 3 of the same group must remain below the maximum value defined in [Table 12. Cycling performance by groups of four bytes.](#)

6.3 Read operations on memory array


Read operations are performed independently of the state of the write control (\overline{WC}) signal. After the successful completion of a read operation, the device internal address counter is incremented by one, to point to the next byte address.

Following a start condition the bus controller sends a device select code with the R/W bit (\overline{RW}) set to 0. The device acknowledges this and waits for the two-byte address. The device responds to each address byte with an acknowledge bit. Then, the bus controller sends another start condition, and repeats the device select code, with the RW bit set to 1. The device acknowledges this, and outputs the contents of the data. See in Table 5, Table 6, and Table 7 how to address the memory array.

After each byte read (data out), the device waits for an acknowledgment (data in) during the ninth bit time. If the bus controller does not acknowledge during this interval, the device terminates the data transfer and switches to its standby mode after a stop condition.

After the successful completion of a read operation, the internal address counter is incremented by one, to point to the next byte address.

Figure 15. Read mode sequences



Note: The seven most significant bits of the first device select code of a random read must match those of the device select code in the write operation.

6.3.1 Random address read

A dummy write is first performed to load the address into this address counter (as shown in [Figure 15](#)) but without sending a stop condition. Then, the bus controller sends another start condition, and repeats the device select code, with the RW bit set to 1. The device acknowledges this, and outputs the contents of the addressed byte. The bus controller must not acknowledge the byte, and terminates the transfer with a stop condition.

6.3.2 Current address read

For the current address read operation, following a start condition, the bus controller sends only a device select code with the RW bit set to 1. The device acknowledges this and outputs the byte addressed by the internal address counter. The counter is then incremented. The bus controller terminates the transfer with a stop condition, as shown in [Figure 15](#), without acknowledging the byte.

Note: The address counter value is defined by instructions accessing either the memory, the register, or the identification page. When accessing the register or the identification page, the address counter value is loaded with the register or the identification page byte location, therefore the next current address read in the memory uses this new address counter value. When accessing the memory, it is safer always to use the random address read instruction (this instruction loads the address counter with the byte location to read in the memory) instead of the current address read instruction.

6.3.3 Sequential read

This operation can be used after a current address read or a random address read. The bus controller does not acknowledge the data byte output and sends additional clock pulses so that the device continues to output the next byte in sequence. To terminate the stream of bytes, the bus controller must not acknowledge the last byte, and must generate a stop condition, as shown in [Figure 15](#).

The output data comes from consecutive addresses, with the internal address counter automatically incremented after each byte output. After the last memory address, the address counter rolls-over, and the device continues to output data from the memory address 00h.

6.4 Read operations on features

Only the random address read or sequential random read commands are authorized to access the CDA register. The address counter contains a meaningful address value only after these authorized commands have been performed.

6.4.1 Read operations on CDA address register

Following a start condition the bus controller sends a device select code with the \overline{RW} bit (\overline{RW}) set to 0. The device acknowledges this and waits for the address bytes where the CDA register is located. The device responds to each address byte with an acknowledge bit. Then, the bus controller sends another start condition, and repeats the device select code, with the \overline{RW} bit set to 1. The device acknowledges this, and outputs the contents of the CDA register. See in Table 5, Table 6, and Table 7 how to address the configurable device address register.

After the successful completion of a read configurable device address, the device internal address counter is not incremented by one, to point to the next byte address. Reading more than one-byte loops on reading the configurable device address register value.


To terminate the stream of data byte, the bus controller must not acknowledge the byte, and must generate a stop condition, as shown in Figure 16.

The configurable device address register cannot be read while a write cycle (t_{WV}) is ongoing.

The configurable device address bit (C2, C1, and C0) value can be checked by sending the device select code.

- If the chip enable address bit3, bit2, and bit1 sent in the device select code is matching with the C2, C1, and C0 values, the device sends an ACK
- Otherwise, the device answers NO ACK

Figure 16. Random read on configuration device address register



DT51972V1

*.: The seven most significant bits of the first device select code in a random read must match those of the device select code in the write operation.

6.4.2 Read operation on identification page


Following a start condition the bus controller sends a device select code with the RW bit (\overline{RW}) set to 0. The device acknowledges this and waits for the address bytes where the identification page is located. The device responds to each address byte with an acknowledge bit. Then, the bus controller sends another start condition, and repeats the same device select code with the \overline{RW} bit set to 1. The device acknowledges this, and outputs the contents of the identification page. See in Table 5, Table 6, and Table 7 how to address identification page.

Note: The bits from A6 to A0 define the byte address inside the identification page.

The number of bytes to read in the ID page must not exceed the page boundary. For instance when reading the identification page from location 10d, the number of bytes must be less than or equal to 54, as the ID page boundary is 64 bytes. After the 64th byte of the identification page, there is no roll-over to the beginning of the page.

To terminate the stream of data byte, the bus controller must not acknowledge the byte, and must generate a stop condition, as shown in Figure 16.

Figure 17. Random read identification page



DT54535V1

*: The seven most significant bits of the first device select code in a random read must match those of the device select code in the write operation.

6.4.3 Read lock status on identification page

The lock or unlock status of the identification page can be checked by transmitting a specific truncated command. Following a start condition the bus controller sends a device select code with the R/W bit (\overline{RW}) set to 0. The device acknowledges this and waits for the address bytes where the identification page is located. The device responds to each address byte with an acknowledge bit, and then waits for the data byte. See in Table 5, Table 6, and Table 7 how to address the identification page.

The device returns an acknowledge bit after the data byte if the identification page is unlocked (unlock status) as shown in Figure 18, otherwise a NO ACK bit as shown in Figure 19, if the identification page is locked (lock status).

Right after this, it is recommended to transmit to the device a start condition followed by a stop condition, so that:

- Start: the truncated command is not executed because the start condition resets the device internal logic
- Stop: the device is then set back into standby mode by the stop condition

Figure 18. Read lock status (identification page unlocked)





Figure 19. Read lock status (identification page locked)



7 Initial delivery state

At factory delivery unless a specific preprogrammed device address, the device is delivered with:

- All the memory array and identification page bits set to 1 (each byte contains FFh)
- The CDA register sets to 00000000 (00h)

8 Maximum ratings

Stressing the device outside the ratings listed in Table 8 may permanently damage it. These are stress ratings only. It is not recommended to use the device under these or any other conditions not specified in the operating sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 8. Absolute maximum ratings

Symbol	Parameter	Min.	Max.	Unit
-	Ambient operating temperature	-40	130	°C
T _{STG}	Storage temperature	-65	150	°C
T _{LEAD}	Lead temperature during soldering	See note ⁽¹⁾		°C
I _{OL}	DC output current (SDA = 0)	-	5	mA
V _{IO}	Input or output range	-0.50	6.5	V
V _{CC}	Supply voltage	-0.50	6.5	V
V _{ESD}	Electrostatic pulse (human body model) ⁽²⁾	-	4000	V

1. Compliant with JEDEC standard J-STD-020 (for small-body, Sn-Pb or Pb free assembly), the ST ECOPACK 7191395 specification, and the European directive on restrictions on hazardous substances (RoHS directive 2011/65/EU of July 2011).
2. Positive and negative pulses applied on different combinations of pin connections, according to AEC-Q100-002 (compliant with ANSI/ESDA/JEDEC JS-001, C1 = 100 pF, R1 = 1500 Ω).


9 DC and AC parameters

Table 9. Operating conditions

Symbol	Parameter	Min.		Max.	Unit
V_{CC}	Supply voltage	1.6	1.65	5.5	V
T_A	Ambient operating temperature: READ	-40	-40	85	°C
	Ambient operating temperature: WRITE	0	-40	85	
f_C	Operating clock frequency	-		1	MHz

Table 10. AC measurement conditions

Symbol	Parameter	Min.	Max.	Unit
C_{bus}	Load capacitance	-	100	pF
-	SCL input rise/fall time, SDA input fall time	-	50	ns
-	Input levels	0.2 V_{CC} to 0.8 V_{CC}		V
-	Input and output timing reference levels	0.3 V_{CC} to 0.7 V_{CC}		V

Figure 20. AC measurement I/O waveform


DT54878V1

Table 11. Input parameters

Symbol	Parameter	Test condition	Min.	Max.	Unit
$C_{IN}^{(1)}$	Input capacitance (SDA)	-	-	8	pF
$C_{IN}^{(1)}$	Input capacitance (other pins)	-	-	6	pF
$Z_L^{(2)}$	Input impedance (\overline{WC}) ⁽³⁾	$V_{IN} < 0.3 V_{CC}$	30	-	kΩ
$Z_H^{(2)}$		$V_{IN} > 0.7 V_{CC}$	500	-	kΩ

1. Specified by design - Not tested in production.
2. Evaluated by characterization – Not tested in production.
3. The memory is selected after a start condition.

Table 12. Cycling performance by groups of four bytes

Symbol	Parameter	Test condition	Max.	Unit
Ncycle	Write cycle endurance ⁽¹⁾	$T_A \leq 25\text{ °C}, V_{CC(\min)} < V_{CC} < V_{CC(\max)}$	4 000 000	Write cycles ⁽²⁾
		$T_A = 85\text{ °C}, V_{CC(\min)} < V_{CC} < V_{CC(\max)}$	1 200 000	

1. The write cycle endurance is defined by characterization and qualification. For devices embedding the ECC functionality, the write cycle endurance is defined for group of four bytes located at addresses $[4*N, 4*N+1, 4*N+2, 4*N+3]$ where N is an integer.
2. A write cycle is executed when either a write CDA register, a page write, a byte write, a write identification page or a lock identification page instruction is decoded. When using the byte write, the page write, or the write identification page, refer also to Section 6.2.5: ECC (error correction code) and write cycling.

Table 13. Memory cell data retention

Parameter	Test condition	Min.	Unit
Data retention ⁽¹⁾	$T_A = 55\text{ °C}$	200	Year

1. The data retention behaviour is checked in production, while the data retention limit defined in this table is extracted from characterization and qualification results.

Table 14. DC characteristics

Symbol	Parameter	Test conditions	Min.	Max.	Unit
I_{LI}	Input leakage current (SCL, SDA)	$V_{IN} = V_{SS}$ or V_{CC} device in standby mode	-	± 2	μA
I_{LO}	Output leakage current	SDA in Hi-Z, external voltage applied on SDA: V_{SS} or V_{CC}	-	± 2	μA
I_{CC}	Supply current (Read)	$f_C = 400$ kHz	-	0.5 ⁽¹⁾	mA
		$f_C = 1$ MHz	-	1 ⁽²⁾	
I_{CC0}	Supply current (Write)	Value averaged over t_W	-	1 ⁽³⁾⁽⁴⁾	mA
I_{CC1}	Standby supply current	Device not selected, ⁽⁵⁾ $V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} < 2.5$ V	-	1 ⁽⁶⁾	μA
		Device not selected, ⁽⁵⁾ $V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} \geq 2.5$ V	-	2	
V_{IL}	Input low voltage (SCL, SDA, \overline{WC})	$1.6 \leq V_{CC} < 2.5$ V	-0.45	$0.25 V_{CC}$	V
		$2.5 \leq V_{CC} \leq 5.5$ V	-0.45	$0.3 V_{CC}$	V
V_{IH}	Input high voltage (SCL, SDA)	$1.6 \leq V_{CC} < 2.5$ V	$0.75 V_{CC}$	6	V
		$2.5 \leq V_{CC} \leq 5.5$ V	$0.7 V_{CC}$	6	V
	Input high voltage (\overline{WC})	$1.6 \leq V_{CC} < 2.5$ V	$0.75 V_{CC}$	$V_{CC} + 0.6$	V
		$2.5 \leq V_{CC} \leq 5.5$ V	$0.7 V_{CC}$	$V_{CC} + 0.6$	V
V_{OL}	Output low voltage	$I_{OL} = 1$ mA, $V_{CC} = 1.6$ V	-	0.2	V
		$I_{OL} = 2.1$ mA, $V_{CC} = 2.5$ V or $I_{OL} = 3$ mA, $V_{CC} = 5.5$ V	-	0.4	V


1. The typical value at 1.8 V is 80 μA . It is evaluated by characterization - Not tested in production.
2. The typical value at 1.8 V is 100 μA . It is evaluated by characterization - Not tested in production.
3. Evaluated by characterization – Not tested in production.
4. The typical value at 1.8 V is 150 μA . It is evaluated by characterization - Not tested in production.
5. The device is not selected after power-up, after a read instruction (after the stop condition), or after the completion of the internal write cycle t_W (t_W is triggered by the correct decoding of a write instruction).
6. The typical value at 1.8 V is 310 nA. It is evaluated by characterization - Not tested in production.

Table 15. AC characteristics


Symbol	Alt.	Parameter	Standard mode		Fast-mode		Fast-mode plus		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
f_C	f_{SCL}	Clock frequency	-	100	-	400	-	1000	kHz
t_{CHCL}	t_{HIGH}	Clock pulse width high	4	-	600	-	260	-	ns
t_{CLCH}	t_{LOW}	Clock pulse width low	4.7	-	1300	-	500	-	ns
$t_{QL1QL2}^{(1)}$	t_F	SDA (out) fall time	-	300	20 ⁽²⁾	300	20 ⁽²⁾	120	ns
t_{XH1XH2}	t_R	Input signal rise time	-	1000	(3)	(3)	(4)	(4)	ns
t_{XL1XL2}	t_F	Input signal fall time	-	300	(3)	(3)	(4)	(4)	ns
t_{DVCH}	$t_{SU:DAT}$	Data in setup time	250	-	100	-	50	-	ns
t_{CLDX}	$t_{HD:DAT}$	Data in hold time	0	-	0	-	0	-	ns
$t_{CLQX}^{(5)}$	t_{DH}	Data out hold time	100	-	100	-	100	-	ns
$t_{CLQV}^{(6)}$	t_{AA}	Clock low to next data valid (access time)	-	4500	-	900	-	450	ns
t_{CHDL}	$t_{SU:STA}$	Start condition setup time	4700	-	600	-	250	-	ns
t_{DLCL}	$t_{HD:STA}$	Start condition hold time	4000	-	600	-	250	-	ns
t_{CHDH}	$t_{SU:STO}$	Stop condition setup time	4000	-	600	-	250	-	ns
t_{DHDL}	t_{BUF}	Time between stop condition and next start condition	4700	-	1300	-	500	-	ns
$t_{WLDL}^{(1)(7)}$	$t_{SU:WC}$	\overline{WC} setup time (before the Start condition)	0	-	0	-	0	-	μ s
$t_{DHWL}^{(1)(8)}$	$t_{HD:WC}$	\overline{WC} hold time (after the Stop condition)	1	-	1	-	1	-	μ s
t_W	t_{WR}	Write time	-	5	-	5	-	5	ms
t_{NS}	-	Pulse width ignored (input filter on SCL and SDA) - single glitch	-	50	-	50	-	50	ns
$t_{WU}^{(1)(9)}$	-	Wake-up time	-	5	-	5	-	5	μ s

1. Evaluated by characterization - Not tested in production.
2. With $C_L = 10$ pF.
3. There is no min. or max. values for the input signal rise and fall times. It is however recommended by the I²C specification that the input signal rise and fall times be more than 20 ns and less than 300 ns when $f_C < 400$ kHz.
4. There are no minimum or maximum values for the input signal rise and fall times. However, it is recommended by the I²C specification that the input signal rise and fall times be more than 20 ns and less than 120 ns when $f_C < 1$ MHz.
5. To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.
6. t_{CLQV} is the time (from the falling edge of SCL) required by the SDA bus line to reach either 0.3V_{CC} or 0.7V_{CC}, assuming that $R_{bus} \times C_{bus}$ time constant is within the values specified in Figure 21 and Figure 22.
7. $\overline{WC} = 0$ setup time condition to enable the execution of a write command.
8. $\overline{WC} = 0$ hold time condition to enable the execution of a write command.
9. Wake-up time: Delay between the V_{CC}(min) stable and the first accepted command.

Figure 21. R_{bus} value versus bus parasitic capacitance (C_{bus}) for an I²C_{bus} ($f_c = 400$ kHz)




The $R_{bus} \times C_{bus}$ time constant must be below the 400 ns time constant line displayed on the left




DT137916V5

Figure 22. R_{bus} value versus bus parasitic capacitance (C_{bus}) for an I²C bus ($f_c = 1$ MHz)




The $R_{bus} \times C_{bus}$ time constant must be below the 150 ns time constant line displayed on the left



DT119745V8

Figure 23. AC waveforms



DT007951V1

10 Package information


To meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

For die information concerning the M24256E-F delivered in unsawn wafer, contact your nearest Sales office.

10.1 SO8N package information

This SO8N is an 8-lead, 4.9 x 6 mm, plastic small outline, 150 mils body width, package.

Figure 24. SO8N - Outline




1. Drawing is not to scale.

Table 16. SO8N - Mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	-	-	1.750	-	-	0.0689
A1	0.100	-	0.250	0.0039	-	0.0098
A2	1.250	-	-	0.0492	-	-
b	0.280	-	0.480	0.0110	-	0.0189
c	0.170	-	0.230	0.0067	-	0.0091
D ⁽²⁾	4.800	4.900	5.000	0.1890	0.1929	0.1969
E	5.800	6.000	6.200	0.2283	0.2362	0.2441
E1 ⁽³⁾	3.800	3.900	4.000	0.1496	0.1535	0.1575
e	-	1.270	-	-	0.0500	-
h	0.250	-	0.500	0.0098	-	0.0197
k	0°	-	8°	0°	-	8°
L	0.400	-	1.270	0.0157	-	0.0500
L1	-	1.040	-	-	0.0409	-
ccc	-	-	0.100	-	-	0.0039

1. Values in inches are converted from mm and rounded to four decimal digits.
2. Dimension D does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side
3. Dimension E1 does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25 mm per side.

Note: The package top may be smaller than the package bottom. Dimensions D and E1 are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs, and interleads flash, but including any mismatch between the top and bottom of the plastic body. The measurement side for mold flash, protrusions, or gate burrs is the bottom side.

Figure 25. SO8N - Footprint example



07_SO8N_FP_V2

1. Dimensions are expressed in millimeters.

10.2 TSSOP8 package information

This TSSOP is an 8-lead, 3 x 6.4 mm, 0.65 mm pitch, thin shrink small outline package.

Figure 26. TSSOP8 – Outline



DT_6P_A_TSSOP8_ME_V4

1. Drawing is not to scale.


Table 17. TSSOP8 - Mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	-	-	1.200	-	-	0.0472
A1	0.050	-	0.150	0.0020	-	0.0059
A2	0.800	1.000	1.050	0.0315	0.0394	0.0413
b	0.190	-	0.300	0.0075	-	0.0118
c	0.090	-	0.200	0.0035	-	0.0079
D ⁽²⁾	2.900	3.000	3.100	0.1142	0.1181	0.1220
e	-	0.650	-	-	0.0256	-
E	6.200	6.400	6.600	0.2441	0.2520	0.2598
E1 ⁽³⁾	4.300	4.400	4.500	0.1693	0.1732	0.1772
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	-	8°	0°	-	8°
aaa	-	-	0.100	-	-	0.0039

1. Values in inches are converted from mm and rounded to four decimal digits.
2. Dimension D does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
3. Dimension E1 does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25 mm per side.

Note: The package top may be smaller than the package bottom. Dimensions *D* and *E1* are determined at the outermost extremes of the plastic body exclusive of the mold flash, tie bar burrs, gate burrs, and interleads flash, but including any mismatch between the top and bottom of the plastic body. The measurement side for the mold flash, protrusions, or gate burrs is the bottom side.

Figure 27. TSSOP8 – Footprint example




DT_6P_TSSOP8_FP_V2

1. Dimensions are expressed in millimeters.

10.3 UFDFPN8 (DFN8) package information

This UFDFPN is an 8-lead, 2 x 3 mm, 0.5 mm pitch ultra thin profile fine pitch dual flat package.

Figure 28. UFDFPN8 - Outline




1. The maximum package warpage is 0.05 mm.
2. Exposed copper is not systematic and can appear partially or totally according to the cross section.
3. Drawing is not to scale.
4. The central pad (the area E2 by D2 in the above illustration) must be either connected to V_{SS} or left floating (not connected) in the end application.

Zwb_UFDFPN8_ME_V2

10.4 UFDFPN5 (DFN5) package information

UFDFPN5 is a 5-lead, 1.7 × 1.4 mm, 0.55 mm thickness, ultra thin fine pitch dual flat package.

Figure 30. UFDFPN5 - Outline



A0UJK_UFDFPN5_ME_V3


1. Maximum package warpage is 0.05 mm.
2. Exposed copper is not systematic and can appear partially or totally according to the cross section.
3. Drawing is not to scale.
4. On the bottom side, pin 1 is identified by the specific pad shape and, on the top side, pin 1 is defined from the orientation of the marking. When reading the marking, pin 1 is below the upper left package corner.

Table 19. UFDFPN5 - Mechanical data

Symbol	millimeters			inches		
	Min	Typ	Max	Min	Typ	Max
A	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	0.000	-	0.050	0.0000	-	0.0020
b ⁽¹⁾	0.175	0.200	0.225	0.0069	0.0079	0.0089
D	1.600	1.700	1.800	0.0630	0.0669	0.0709
D1	1.400	1.500	1.600	0.0551	0.0591	0.0630
E	1.300	1.400	1.500	0.0512	0.0551	0.0591
E1	0.175	0.200	0.225	0.0069	0.0079	0.0089
X	-	0.200	-	-	0.0079	-
Y	-	0.200	-	-	0.0079	-
e	-	0.400	-	-	0.0157	-
L	0.500	0.550	0.600	0.0197	0.0217	0.0236
L1	-	0.100	-	-	0.0039	-
k	-	0.400	-	-	0.0157	-

1. Dimension b applies to plated terminal and is measured between 0.15 and 0.30mm from the terminal tip.

Figure 31. UFDFPN5 - Footprint example



A0UK_UFDFN5_FP_V1

1. Dimensions are expressed in millimeters.

11 Ordering information

Table 20. Ordering information scheme

Example:	M24	256E -	F	MH	6	T	1
Device type							
M24 = I ² C serial access EEPROM							
Device function							
256E = 256 Kbit (32 K x 8 bit)							
Operating voltage							
F = V _{CC} = 1.6 V to 5.5 V							
Package ⁽¹⁾							
MN = SO8 (150 mil width)							
DW = TSSOP8 (169 mil width)							
MC = UFDFPN8 (DFN8)							
MH = UFDFPN5 (DFN5)							
Device grade							
6 = Industrial device tested with standard test flow over -40 to 85 °C							
Option							
T = Tape and reel packing							
Blank = Tube packing							
Plating technology and device address ⁽²⁾							
P or G: ECOPACK2 and device address 000 unlocked							
0 to 7: ECOPACK2 and preprogrammed locked device address							

1. ECOPACK2 (RoHS compliant and free of brominated, chlorinated and antimony oxide flame retardants).

2. See Table 4.

Note: For a list of available options, such as memory and package types, or for further information on any aspect of this device, contact your nearest Sales office.

Note: Parts marked as “ES” or “E” are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST’s Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

Revision history

Table 21. Document revision history

Date	Revision	Changes
01-Mar-2022	1	Initial release
31-Aug-2022	2	Added description in pdf properties.
07-Feb-2023	3	Updated: <ul style="list-style-type: none"> Title of document Section Features, Section 1: Description, Section 2.2: Serial data (SDA), Configurable device address register (CDA), Write operations on configurable device address register, Section 7: Initial delivery state Table 20. Ordering information scheme
03-Oct-2024	4	Unseen wafer added. Updated: <ul style="list-style-type: none"> Section Features Section 1: Description Table 4. Preprogrammed device address Section 4.1: Configurable device address register (CDA) Section 6.4.2: Read operation on identification page Section 6.4.3: Read lock status on identification page Section 6.3: Read operations on memory array Table 20. Ordering information scheme

Contents

1	Description	2
2	Signal description	4
2.1	Serial clock (SCL)	4
2.2	Serial data (SDA)	4
2.3	Write control (\overline{WC})	4
2.4	V _{SS} (ground)	4
2.5	Supply voltage (V _{CC})	4
2.5.1	Operating supply voltage (V _{CC})	4
2.5.2	Power-up conditions	4
2.5.3	Device reset	4
2.5.4	Power-down conditions	4
3	Memory organization	5
4	Device features	6
4.1	Configurable device address register (CDA)	6
4.2	Identification page	8
5	Device operation	9
5.1	Start condition	10
5.2	Stop condition	10
5.3	Data input	10
5.4	Acknowledge bit (ACK)	10
5.5	Device addressing	11
6	Instructions	12
6.1	Write operations on memory array	12
6.1.1	Byte write	13
6.1.2	Page write	14
6.2	Write operations on features	15
6.2.1	Write operation on CDA register	15
6.2.2	Write operation on identification page	16
6.2.3	Lock operation on identification page	18
6.2.4	Minimizing write delays by polling on ACK	19
6.2.5	ECC (error correction code) and write cycling	20
6.3	Read operations on memory array	21
6.3.1	Random address read	22
6.3.2	Current address read	22

6.3.3	Sequential read	22
6.4	Read operations on features	23
6.4.1	Read operations on CDA address register	23
6.4.2	Read operation on identification page	24
6.4.3	Read lock status on identification page	25
7	Initial delivery state	26
8	Maximum ratings	27
9	DC and AC parameters	28
10	Package information	34
10.1	SO8N package information	34
10.2	TSSOP8 package information	36
10.3	UFDFPN8 (DFN8) package information	38
10.4	UFDFPN5 (DFN5) package information	40
11	Ordering information	42
	Revision history	43

List of tables

Table 1.	Signal names	2
Table 2.	Configurable device address register	6
Table 3.	Configurable device address register description	7
Table 4.	Preprogrammed device address	7
Table 5.	Device select code	11
Table 6.	First byte address	11
Table 7.	Second byte address	11
Table 8.	Absolute maximum ratings	27
Table 9.	Operating conditions	28
Table 10.	AC measurement conditions	28
Table 11.	Input parameters	28
Table 12.	Cycling performance by groups of four bytes	29
Table 13.	Memory cell data retention	29
Table 14.	DC characteristics	30
Table 15.	AC characteristics	31
Table 16.	SO8N - Mechanical data	35
Table 17.	TSSOP8 - Mechanical data	36
Table 18.	UFDFPN8 - Mechanical data	39
Table 19.	UFDFPN5 - Mechanical data	40
Table 20.	Ordering information scheme	42
Table 21.	Document revision history	43

List of figures

Figure 1.	Logic diagram	2
Figure 2.	5-pin package connection	2
Figure 3.	8-pin package connections, top view	3
Figure 4.	Block diagram	5
Figure 5.	I ² C bus protocol	9
Figure 6.	Write mode sequence with $\overline{WC} = 0$ (data write enabled).	13
Figure 7.	Write mode sequence $\overline{WC} = 1$ (data write inhibited).	14
Figure 8.	Write CDA register (data write enabled).	15
Figure 9.	Write CDA register (data write inhibited by software or hardware)	15
Figure 10.	Write identification page (page unlocked).	16
Figure 11.	Write identification page (page locked or hard protected)	17
Figure 12.	Lock operation on identification page (unlocked or data write enabled).	18
Figure 13.	Lock operation on identification page (already locked or data write inhibited by hardware)	18
Figure 14.	Write cycle polling flowchart using ACK	19
Figure 15.	Read mode sequences	21
Figure 16.	Random read on configuration device address register	23
Figure 17.	Random read identification page.	24
Figure 18.	Read lock status (identification page unlocked).	25
Figure 19.	Read lock status (identification page locked)	25
Figure 20.	AC measurement I/O waveform	28
Figure 21.	R_{bus} value versus bus parasitic capacitance (C_{bus}) for an I ² C _{bus} ($f_C = 400$ kHz)	32
Figure 22.	R_{bus} value versus bus parasitic capacitance (C_{bus}) for an I ² C bus ($f_C = 1$ MHz).	32
Figure 23.	AC waveforms	33
Figure 24.	SO8N - Outline	34
Figure 25.	SO8N - Footprint example	35
Figure 26.	TSSOP8 – Outline	36
Figure 27.	TSSOP8 – Footprint example	37
Figure 28.	UFDFPN8 - Outline	38
Figure 29.	UFDFPN8 - Footprint example	39
Figure 30.	UFDFPN5 - Outline	40
Figure 31.	UFDFPN5 - Footprint example	41

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved